Commit 439d9f58 authored by Maxime Ripard's avatar Maxime Ripard
Browse files

ARM: sun6i: Fix the APB2 clock gates register size 



The APB2 clocks gates are only a 32 bits register wide, and not 2 as set
currently in the DTSI.

Signed-off-by: default avatarMaxime Ripard <maxime.ripard@free-electrons.com>
parent 272b98c6

arch/arm/boot/dts/sun6i-a31.dtsi

+1 −1
Original line number Diff line number Diff line
@@ -175,7 +175,7 @@ 
		apb2_gates: apb2_gates@01c2006c {

			#clock-cells = <1>;

			compatible = "allwinner,sun6i-a31-apb2-gates-clk";

			reg = <0x01c2006c 0x8>;

			reg = <0x01c2006c 0x4>;

			clocks = <&apb2>;

			clock-output-names = "apb2_i2c0", "apb2_i2c1",

					"apb2_i2c2", "apb2_i2c3", "apb2_uart0",

CRA Git | Maintained and supported by SUSTech CRA and CCSE