Commit 40f08515 authored by Julian Parkin's avatar Julian Parkin Committed by Alex Deucher
Browse files

drm/amd/display: Remove redundant definition of dwb_source enums 



There are repeated (but guarded) definitions of dwb_src enums. There are
also unused entires. Clean them up.

Signed-off-by: default avatarJulian Parkin <julian.parkin@amd.com>
Reviewed-by: default avatarCharlene Liu <Charlene.Liu@amd.com>
Acked-by: default avatarLeo Li <sunpeng.li@amd.com>
Signed-off-by: default avatarAlex Deucher <alexander.deucher@amd.com>
parent 1ba0a580

drivers/gpu/drm/amd/display/dc/inc/hw/dwb.h

+0 −12
Original line number Diff line number Diff line
@@ -45,22 +45,10 @@ enum dwb_source { 
	dwb_src_scl = 0,	/* for DCE7x/9x, DCN won't support. */

	dwb_src_blnd,		/* for DCE7x/9x */

	dwb_src_fmt,		/* for DCE7x/9x */

#if defined(CONFIG_DRM_AMD_DC_DCN2_0)

	dwb_src_otg0 = 0x100,	/* for DCN1.x/DCN2.x, register: mmDWB_SOURCE_SELECT */

	dwb_src_otg1,		/* for DCN1.x/DCN2.x */

	dwb_src_otg2,		/* for DCN1.x/DCN2.x */

	dwb_src_otg3,		/* for DCN1.x/DCN2.x */

#else

	dwb_src_otg0 = 0x100,	/* for DCN1.x, register: mmDWB_SOURCE_SELECT */

	dwb_src_otg1,		/* for DCN1.x */

	dwb_src_otg2,		/* for DCN1.x */

	dwb_src_otg3,		/* for DCN1.x */

#endif

	dwb_src_mpc0 = 0x200,	/* for DCN2, register: mmMPC_DWB0_MUX, mmMPC_DWB1_MUX, mmMPC_DWB2_MUX */

	dwb_src_mpc1,		/* for DCN2 */

	dwb_src_mpc2,		/* for DCN2 */

	dwb_src_mpc3,		/* for DCN2 */

	dwb_src_mpc4,		/* for DCN2 */

};



#if defined(CONFIG_DRM_AMD_DC_DCN2_0)

CRA Git | Maintained and supported by SUSTech CRA and CCSE