Commit 40afa531 authored by Olof Johansson's avatar Olof Johansson Committed by David S. Miller
Browse files

pasemi_mac: Move register definitions to include/asm-powerpc 



pasemi_mac: Move register definitions to include/asm-powerpc

Move the common register formats and descriptor layouts from
drivers/net/pasemi_mac.h to include/asm-poewrpc/pasemi_dma.h

Previously only the ethernet driver was using them, but other drivers
are coming up that will also use them, so it makes sense to share the
constants.

Signed-off-by: default avatarOlof Johansson <olof@lixom.net>
Signed-off-by: default avatarJeff Garzik <jeff@garzik.org>
parent 72b05b99

drivers/net/pasemi_mac.c

+1 −0
Original line number Diff line number Diff line
@@ -35,6 +35,7 @@ 


#include <asm/irq.h>

#include <asm/firmware.h>

#include <asm/pasemi_dma.h>



#include "pasemi_mac.h"

drivers/net/pasemi_mac.h

+2 −334
Original line number Diff line number Diff line
@@ -96,11 +96,8 @@ struct pasemi_mac_buffer { 
};





/* status register layout in IOB region, at 0xfb800000 */

struct pasdma_status {

	u64 rx_sta[64];

	u64 tx_sta[20];

};

/* PCI register offsets and formats */





/* MAC CFG register offsets */

enum {
@@ -174,333 +171,4 @@ enum { 
#define PAS_MAC_IPC_CHNL_BCH(x)		(((x) << PAS_MAC_IPC_CHNL_BCH_S) & \

					 PAS_MAC_IPC_CHNL_BCH_M)



/* All these registers live in the PCI configuration space for the DMA PCI

 * device. Use the normal PCI config access functions for them.

 */

enum {

	PAS_DMA_COM_TXCMD = 0x100,	/* Transmit Command Register  */

	PAS_DMA_COM_TXSTA = 0x104,	/* Transmit Status Register   */

	PAS_DMA_COM_RXCMD = 0x108,	/* Receive Command Register   */

	PAS_DMA_COM_RXSTA = 0x10c,	/* Receive Status Register    */

};

#define PAS_DMA_COM_TXCMD_EN	0x00000001 /* enable */

#define PAS_DMA_COM_TXSTA_ACT	0x00000001 /* active */

#define PAS_DMA_COM_RXCMD_EN	0x00000001 /* enable */

#define PAS_DMA_COM_RXSTA_ACT	0x00000001 /* active */





/* Per-interface and per-channel registers */

#define _PAS_DMA_RXINT_STRIDE		0x20

#define PAS_DMA_RXINT_RCMDSTA(i)	(0x200+(i)*_PAS_DMA_RXINT_STRIDE)

#define    PAS_DMA_RXINT_RCMDSTA_EN	0x00000001

#define    PAS_DMA_RXINT_RCMDSTA_ST	0x00000002

#define    PAS_DMA_RXINT_RCMDSTA_MBT	0x00000008

#define    PAS_DMA_RXINT_RCMDSTA_MDR	0x00000010

#define    PAS_DMA_RXINT_RCMDSTA_MOO	0x00000020

#define    PAS_DMA_RXINT_RCMDSTA_MBP	0x00000040

#define    PAS_DMA_RXINT_RCMDSTA_BT	0x00000800

#define    PAS_DMA_RXINT_RCMDSTA_DR	0x00001000

#define    PAS_DMA_RXINT_RCMDSTA_OO	0x00002000

#define    PAS_DMA_RXINT_RCMDSTA_BP	0x00004000

#define    PAS_DMA_RXINT_RCMDSTA_TB	0x00008000

#define    PAS_DMA_RXINT_RCMDSTA_ACT	0x00010000

#define    PAS_DMA_RXINT_RCMDSTA_DROPS_M	0xfffe0000

#define    PAS_DMA_RXINT_RCMDSTA_DROPS_S	17

#define PAS_DMA_RXINT_CFG(i)		(0x204+(i)*_PAS_DMA_RXINT_STRIDE)

#define    PAS_DMA_RXINT_CFG_RBP	0x80000000

#define    PAS_DMA_RXINT_CFG_ITRR	0x40000000

#define    PAS_DMA_RXINT_CFG_DHL_M	0x07000000

#define    PAS_DMA_RXINT_CFG_DHL_S	24

#define    PAS_DMA_RXINT_CFG_DHL(x)	(((x) << PAS_DMA_RXINT_CFG_DHL_S) & \

					 PAS_DMA_RXINT_CFG_DHL_M)

#define    PAS_DMA_RXINT_CFG_ITR	0x00400000

#define    PAS_DMA_RXINT_CFG_LW		0x00200000

#define    PAS_DMA_RXINT_CFG_L2		0x00100000

#define    PAS_DMA_RXINT_CFG_HEN	0x00080000

#define    PAS_DMA_RXINT_CFG_WIF	0x00000002

#define    PAS_DMA_RXINT_CFG_WIL	0x00000001



#define PAS_DMA_RXINT_INCR(i)		(0x210+(i)*_PAS_DMA_RXINT_STRIDE)

#define    PAS_DMA_RXINT_INCR_INCR_M	0x0000ffff

#define    PAS_DMA_RXINT_INCR_INCR_S	0

#define    PAS_DMA_RXINT_INCR_INCR(x)	((x) & 0x0000ffff)

#define PAS_DMA_RXINT_BASEL(i)		(0x218+(i)*_PAS_DMA_RXINT_STRIDE)

#define    PAS_DMA_RXINT_BASEL_BRBL(x)	((x) & ~0x3f)

#define PAS_DMA_RXINT_BASEU(i)		(0x21c+(i)*_PAS_DMA_RXINT_STRIDE)

#define    PAS_DMA_RXINT_BASEU_BRBH(x)	((x) & 0xfff)

#define    PAS_DMA_RXINT_BASEU_SIZ_M	0x3fff0000	/* # of cache lines worth of buffer ring */

#define    PAS_DMA_RXINT_BASEU_SIZ_S	16		/* 0 = 16K */

#define    PAS_DMA_RXINT_BASEU_SIZ(x)	(((x) << PAS_DMA_RXINT_BASEU_SIZ_S) & \

					 PAS_DMA_RXINT_BASEU_SIZ_M)





#define _PAS_DMA_TXCHAN_STRIDE	0x20    /* Size per channel		*/

#define _PAS_DMA_TXCHAN_TCMDSTA	0x300	/* Command / Status		*/

#define _PAS_DMA_TXCHAN_CFG	0x304	/* Configuration		*/

#define _PAS_DMA_TXCHAN_DSCRBU	0x308	/* Descriptor BU Allocation	*/

#define _PAS_DMA_TXCHAN_INCR	0x310	/* Descriptor increment		*/

#define _PAS_DMA_TXCHAN_CNT	0x314	/* Descriptor count/offset	*/

#define _PAS_DMA_TXCHAN_BASEL	0x318	/* Descriptor ring base (low)	*/

#define _PAS_DMA_TXCHAN_BASEU	0x31c	/*			(high)	*/

#define PAS_DMA_TXCHAN_TCMDSTA(c) (0x300+(c)*_PAS_DMA_TXCHAN_STRIDE)

#define    PAS_DMA_TXCHAN_TCMDSTA_EN	0x00000001	/* Enabled */

#define    PAS_DMA_TXCHAN_TCMDSTA_ST	0x00000002	/* Stop interface */

#define    PAS_DMA_TXCHAN_TCMDSTA_ACT	0x00010000	/* Active */

#define    PAS_DMA_TXCHAN_TCMDSTA_SZ	0x00000800

#define    PAS_DMA_TXCHAN_TCMDSTA_DB	0x00000400

#define    PAS_DMA_TXCHAN_TCMDSTA_DE	0x00000200

#define    PAS_DMA_TXCHAN_TCMDSTA_DA	0x00000100

#define PAS_DMA_TXCHAN_CFG(c)     (0x304+(c)*_PAS_DMA_TXCHAN_STRIDE)

#define    PAS_DMA_TXCHAN_CFG_TY_IFACE	0x00000000	/* Type = interface */

#define    PAS_DMA_TXCHAN_CFG_TATTR_M	0x0000003c

#define    PAS_DMA_TXCHAN_CFG_TATTR_S	2

#define    PAS_DMA_TXCHAN_CFG_TATTR(x)	(((x) << PAS_DMA_TXCHAN_CFG_TATTR_S) & \

					 PAS_DMA_TXCHAN_CFG_TATTR_M)

#define    PAS_DMA_TXCHAN_CFG_WT_M	0x000001c0

#define    PAS_DMA_TXCHAN_CFG_WT_S	6

#define    PAS_DMA_TXCHAN_CFG_WT(x)	(((x) << PAS_DMA_TXCHAN_CFG_WT_S) & \

					 PAS_DMA_TXCHAN_CFG_WT_M)

#define    PAS_DMA_TXCHAN_CFG_TRD	0x00010000	/* translate data */

#define    PAS_DMA_TXCHAN_CFG_TRR	0x00008000	/* translate rings */

#define    PAS_DMA_TXCHAN_CFG_UP	0x00004000	/* update tx descr when sent */

#define    PAS_DMA_TXCHAN_CFG_CL	0x00002000	/* Clean last line */

#define    PAS_DMA_TXCHAN_CFG_CF	0x00001000	/* Clean first line */

#define PAS_DMA_TXCHAN_INCR(c)    (0x310+(c)*_PAS_DMA_TXCHAN_STRIDE)

#define PAS_DMA_TXCHAN_BASEL(c)   (0x318+(c)*_PAS_DMA_TXCHAN_STRIDE)

#define    PAS_DMA_TXCHAN_BASEL_BRBL_M	0xffffffc0

#define    PAS_DMA_TXCHAN_BASEL_BRBL_S	0

#define    PAS_DMA_TXCHAN_BASEL_BRBL(x)	(((x) << PAS_DMA_TXCHAN_BASEL_BRBL_S) & \

					 PAS_DMA_TXCHAN_BASEL_BRBL_M)

#define PAS_DMA_TXCHAN_BASEU(c)   (0x31c+(c)*_PAS_DMA_TXCHAN_STRIDE)

#define    PAS_DMA_TXCHAN_BASEU_BRBH_M	0x00000fff

#define    PAS_DMA_TXCHAN_BASEU_BRBH_S	0

#define    PAS_DMA_TXCHAN_BASEU_BRBH(x)	(((x) << PAS_DMA_TXCHAN_BASEU_BRBH_S) & \

					 PAS_DMA_TXCHAN_BASEU_BRBH_M)

/* # of cache lines worth of buffer ring */

#define    PAS_DMA_TXCHAN_BASEU_SIZ_M	0x3fff0000

#define    PAS_DMA_TXCHAN_BASEU_SIZ_S	16		/* 0 = 16K */

#define    PAS_DMA_TXCHAN_BASEU_SIZ(x)	(((x) << PAS_DMA_TXCHAN_BASEU_SIZ_S) & \

					 PAS_DMA_TXCHAN_BASEU_SIZ_M)



#define _PAS_DMA_RXCHAN_STRIDE	0x20    /* Size per channel		*/

#define _PAS_DMA_RXCHAN_CCMDSTA	0x800	/* Command / Status		*/

#define _PAS_DMA_RXCHAN_CFG	0x804	/* Configuration		*/

#define _PAS_DMA_RXCHAN_INCR	0x810	/* Descriptor increment		*/

#define _PAS_DMA_RXCHAN_CNT	0x814	/* Descriptor count/offset	*/

#define _PAS_DMA_RXCHAN_BASEL	0x818	/* Descriptor ring base (low)	*/

#define _PAS_DMA_RXCHAN_BASEU	0x81c	/*			(high)	*/

#define PAS_DMA_RXCHAN_CCMDSTA(c) (0x800+(c)*_PAS_DMA_RXCHAN_STRIDE)

#define    PAS_DMA_RXCHAN_CCMDSTA_EN	0x00000001	/* Enabled */

#define    PAS_DMA_RXCHAN_CCMDSTA_ST	0x00000002	/* Stop interface */

#define    PAS_DMA_RXCHAN_CCMDSTA_ACT	0x00010000	/* Active */

#define    PAS_DMA_RXCHAN_CCMDSTA_DU	0x00020000

#define    PAS_DMA_RXCHAN_CCMDSTA_OD	0x00002000

#define    PAS_DMA_RXCHAN_CCMDSTA_FD	0x00001000

#define    PAS_DMA_RXCHAN_CCMDSTA_DT	0x00000800

#define PAS_DMA_RXCHAN_CFG(c)     (0x804+(c)*_PAS_DMA_RXCHAN_STRIDE)

#define    PAS_DMA_RXCHAN_CFG_CTR	0x00000400

#define    PAS_DMA_RXCHAN_CFG_HBU_M	0x00000380

#define    PAS_DMA_RXCHAN_CFG_HBU_S	7

#define    PAS_DMA_RXCHAN_CFG_HBU(x)	(((x) << PAS_DMA_RXCHAN_CFG_HBU_S) & \

					 PAS_DMA_RXCHAN_CFG_HBU_M)

#define PAS_DMA_RXCHAN_INCR(c)    (0x810+(c)*_PAS_DMA_RXCHAN_STRIDE)

#define PAS_DMA_RXCHAN_BASEL(c)   (0x818+(c)*_PAS_DMA_RXCHAN_STRIDE)

#define    PAS_DMA_RXCHAN_BASEL_BRBL_M	0xffffffc0

#define    PAS_DMA_RXCHAN_BASEL_BRBL_S	0

#define    PAS_DMA_RXCHAN_BASEL_BRBL(x)	(((x) << PAS_DMA_RXCHAN_BASEL_BRBL_S) & \

					 PAS_DMA_RXCHAN_BASEL_BRBL_M)

#define PAS_DMA_RXCHAN_BASEU(c)   (0x81c+(c)*_PAS_DMA_RXCHAN_STRIDE)

#define    PAS_DMA_RXCHAN_BASEU_BRBH_M	0x00000fff

#define    PAS_DMA_RXCHAN_BASEU_BRBH_S	0

#define    PAS_DMA_RXCHAN_BASEU_BRBH(x)	(((x) << PAS_DMA_RXCHAN_BASEU_BRBH_S) & \

					 PAS_DMA_RXCHAN_BASEU_BRBH_M)

/* # of cache lines worth of buffer ring */

#define    PAS_DMA_RXCHAN_BASEU_SIZ_M	0x3fff0000

#define    PAS_DMA_RXCHAN_BASEU_SIZ_S	16		/* 0 = 16K */

#define    PAS_DMA_RXCHAN_BASEU_SIZ(x)	(((x) << PAS_DMA_RXCHAN_BASEU_SIZ_S) & \

					 PAS_DMA_RXCHAN_BASEU_SIZ_M)



#define    PAS_STATUS_PCNT_M		0x000000000000ffffull

#define    PAS_STATUS_PCNT_S		0

#define    PAS_STATUS_DCNT_M		0x00000000ffff0000ull

#define    PAS_STATUS_DCNT_S		16

#define    PAS_STATUS_BPCNT_M		0x0000ffff00000000ull

#define    PAS_STATUS_BPCNT_S		32

#define    PAS_STATUS_CAUSE_M		0xf000000000000000ull

#define    PAS_STATUS_TIMER		0x1000000000000000ull

#define    PAS_STATUS_ERROR		0x2000000000000000ull

#define    PAS_STATUS_SOFT		0x4000000000000000ull

#define    PAS_STATUS_INT		0x8000000000000000ull



#define PAS_IOB_COM_PKTHDRCNT		0x120

#define    PAS_IOB_COM_PKTHDRCNT_PKTHDR1_M	0x0fff0000

#define    PAS_IOB_COM_PKTHDRCNT_PKTHDR1_S	16

#define    PAS_IOB_COM_PKTHDRCNT_PKTHDR0_M	0x00000fff

#define    PAS_IOB_COM_PKTHDRCNT_PKTHDR0_S	0



#define PAS_IOB_DMA_RXCH_CFG(i)		(0x1100 + (i)*4)

#define    PAS_IOB_DMA_RXCH_CFG_CNTTH_M		0x00000fff

#define    PAS_IOB_DMA_RXCH_CFG_CNTTH_S		0

#define    PAS_IOB_DMA_RXCH_CFG_CNTTH(x)	(((x) << PAS_IOB_DMA_RXCH_CFG_CNTTH_S) & \

						 PAS_IOB_DMA_RXCH_CFG_CNTTH_M)

#define PAS_IOB_DMA_TXCH_CFG(i)		(0x1200 + (i)*4)

#define    PAS_IOB_DMA_TXCH_CFG_CNTTH_M		0x00000fff

#define    PAS_IOB_DMA_TXCH_CFG_CNTTH_S		0

#define    PAS_IOB_DMA_TXCH_CFG_CNTTH(x)	(((x) << PAS_IOB_DMA_TXCH_CFG_CNTTH_S) & \

						 PAS_IOB_DMA_TXCH_CFG_CNTTH_M)

#define PAS_IOB_DMA_RXCH_STAT(i)	(0x1300 + (i)*4)

#define    PAS_IOB_DMA_RXCH_STAT_INTGEN	0x00001000

#define    PAS_IOB_DMA_RXCH_STAT_CNTDEL_M	0x00000fff

#define    PAS_IOB_DMA_RXCH_STAT_CNTDEL_S	0

#define    PAS_IOB_DMA_RXCH_STAT_CNTDEL(x)	(((x) << PAS_IOB_DMA_RXCH_STAT_CNTDEL_S) &\

						 PAS_IOB_DMA_RXCH_STAT_CNTDEL_M)

#define PAS_IOB_DMA_TXCH_STAT(i)	(0x1400 + (i)*4)

#define    PAS_IOB_DMA_TXCH_STAT_INTGEN	0x00001000

#define    PAS_IOB_DMA_TXCH_STAT_CNTDEL_M	0x00000fff

#define    PAS_IOB_DMA_TXCH_STAT_CNTDEL_S	0

#define    PAS_IOB_DMA_TXCH_STAT_CNTDEL(x)	(((x) << PAS_IOB_DMA_TXCH_STAT_CNTDEL_S) &\

						 PAS_IOB_DMA_TXCH_STAT_CNTDEL_M)

#define PAS_IOB_DMA_RXCH_RESET(i)	(0x1500 + (i)*4)

#define    PAS_IOB_DMA_RXCH_RESET_PCNT_M	0xffff0000

#define    PAS_IOB_DMA_RXCH_RESET_PCNT_S	16

#define    PAS_IOB_DMA_RXCH_RESET_PCNT(x)	(((x) << PAS_IOB_DMA_RXCH_RESET_PCNT_S) & \

						 PAS_IOB_DMA_RXCH_RESET_PCNT_M)

#define    PAS_IOB_DMA_RXCH_RESET_PCNTRST	0x00000020

#define    PAS_IOB_DMA_RXCH_RESET_DCNTRST	0x00000010

#define    PAS_IOB_DMA_RXCH_RESET_TINTC		0x00000008

#define    PAS_IOB_DMA_RXCH_RESET_DINTC		0x00000004

#define    PAS_IOB_DMA_RXCH_RESET_SINTC		0x00000002

#define    PAS_IOB_DMA_RXCH_RESET_PINTC		0x00000001

#define PAS_IOB_DMA_TXCH_RESET(i)	(0x1600 + (i)*4)

#define    PAS_IOB_DMA_TXCH_RESET_PCNT_M	0xffff0000

#define    PAS_IOB_DMA_TXCH_RESET_PCNT_S	16

#define    PAS_IOB_DMA_TXCH_RESET_PCNT(x)	(((x) << PAS_IOB_DMA_TXCH_RESET_PCNT_S) & \

						 PAS_IOB_DMA_TXCH_RESET_PCNT_M)

#define    PAS_IOB_DMA_TXCH_RESET_PCNTRST	0x00000020

#define    PAS_IOB_DMA_TXCH_RESET_DCNTRST	0x00000010

#define    PAS_IOB_DMA_TXCH_RESET_TINTC		0x00000008

#define    PAS_IOB_DMA_TXCH_RESET_DINTC		0x00000004

#define    PAS_IOB_DMA_TXCH_RESET_SINTC		0x00000002

#define    PAS_IOB_DMA_TXCH_RESET_PINTC		0x00000001



#define PAS_IOB_DMA_COM_TIMEOUTCFG		0x1700

#define    PAS_IOB_DMA_COM_TIMEOUTCFG_TCNT_M	0x00ffffff

#define    PAS_IOB_DMA_COM_TIMEOUTCFG_TCNT_S	0

#define    PAS_IOB_DMA_COM_TIMEOUTCFG_TCNT(x)	(((x) << PAS_IOB_DMA_COM_TIMEOUTCFG_TCNT_S) & \

						 PAS_IOB_DMA_COM_TIMEOUTCFG_TCNT_M)



/* Transmit descriptor fields */

#define	XCT_MACTX_T		0x8000000000000000ull

#define	XCT_MACTX_ST		0x4000000000000000ull

#define XCT_MACTX_NORES		0x0000000000000000ull

#define XCT_MACTX_8BRES		0x1000000000000000ull

#define XCT_MACTX_24BRES	0x2000000000000000ull

#define XCT_MACTX_40BRES	0x3000000000000000ull

#define XCT_MACTX_I		0x0800000000000000ull

#define XCT_MACTX_O		0x0400000000000000ull

#define XCT_MACTX_E		0x0200000000000000ull

#define XCT_MACTX_VLAN_M	0x0180000000000000ull

#define XCT_MACTX_VLAN_NOP	0x0000000000000000ull

#define XCT_MACTX_VLAN_REMOVE	0x0080000000000000ull

#define XCT_MACTX_VLAN_INSERT   0x0100000000000000ull

#define XCT_MACTX_VLAN_REPLACE  0x0180000000000000ull

#define XCT_MACTX_CRC_M		0x0060000000000000ull

#define XCT_MACTX_CRC_NOP	0x0000000000000000ull

#define XCT_MACTX_CRC_INSERT	0x0020000000000000ull

#define XCT_MACTX_CRC_PAD	0x0040000000000000ull

#define XCT_MACTX_CRC_REPLACE	0x0060000000000000ull

#define XCT_MACTX_SS		0x0010000000000000ull

#define XCT_MACTX_LLEN_M	0x00007fff00000000ull

#define XCT_MACTX_LLEN_S	32ull

#define XCT_MACTX_LLEN(x)	((((long)(x)) << XCT_MACTX_LLEN_S) & \

				 XCT_MACTX_LLEN_M)

#define XCT_MACTX_IPH_M		0x00000000f8000000ull

#define XCT_MACTX_IPH_S		27ull

#define XCT_MACTX_IPH(x)	((((long)(x)) << XCT_MACTX_IPH_S) & \

				 XCT_MACTX_IPH_M)

#define XCT_MACTX_IPO_M		0x0000000007c00000ull

#define XCT_MACTX_IPO_S		22ull

#define XCT_MACTX_IPO(x)	((((long)(x)) << XCT_MACTX_IPO_S) & \

				 XCT_MACTX_IPO_M)

#define XCT_MACTX_CSUM_M	0x0000000000000060ull

#define XCT_MACTX_CSUM_NOP	0x0000000000000000ull

#define XCT_MACTX_CSUM_TCP	0x0000000000000040ull

#define XCT_MACTX_CSUM_UDP	0x0000000000000060ull

#define XCT_MACTX_V6		0x0000000000000010ull

#define XCT_MACTX_C		0x0000000000000004ull

#define XCT_MACTX_AL2		0x0000000000000002ull



/* Receive descriptor fields */

#define	XCT_MACRX_T		0x8000000000000000ull

#define	XCT_MACRX_ST		0x4000000000000000ull

#define XCT_MACRX_RR_M		0x3000000000000000ull

#define XCT_MACRX_RR_NORES	0x0000000000000000ull

#define XCT_MACRX_RR_8BRES	0x1000000000000000ull

#define XCT_MACRX_O		0x0400000000000000ull

#define XCT_MACRX_E		0x0200000000000000ull

#define XCT_MACRX_FF		0x0100000000000000ull

#define XCT_MACRX_PF		0x0080000000000000ull

#define XCT_MACRX_OB		0x0040000000000000ull

#define XCT_MACRX_OD		0x0020000000000000ull

#define XCT_MACRX_FS		0x0010000000000000ull

#define XCT_MACRX_NB_M		0x000fc00000000000ull

#define XCT_MACRX_NB_S		46ULL

#define XCT_MACRX_NB(x)		((((long)(x)) << XCT_MACRX_NB_S) & \

				 XCT_MACRX_NB_M)

#define XCT_MACRX_LLEN_M	0x00003fff00000000ull

#define XCT_MACRX_LLEN_S	32ULL

#define XCT_MACRX_LLEN(x)	((((long)(x)) << XCT_MACRX_LLEN_S) & \

				 XCT_MACRX_LLEN_M)

#define XCT_MACRX_CRC		0x0000000080000000ull

#define XCT_MACRX_LEN_M		0x0000000060000000ull

#define XCT_MACRX_LEN_TOOSHORT	0x0000000020000000ull

#define XCT_MACRX_LEN_BELOWMIN	0x0000000040000000ull

#define XCT_MACRX_LEN_TRUNC	0x0000000060000000ull

#define XCT_MACRX_CAST_M	0x0000000018000000ull

#define XCT_MACRX_CAST_UNI	0x0000000000000000ull

#define XCT_MACRX_CAST_MULTI	0x0000000008000000ull

#define XCT_MACRX_CAST_BROAD	0x0000000010000000ull

#define XCT_MACRX_CAST_PAUSE	0x0000000018000000ull

#define XCT_MACRX_VLC_M		0x0000000006000000ull

#define XCT_MACRX_FM		0x0000000001000000ull

#define XCT_MACRX_HTY_M		0x0000000000c00000ull

#define XCT_MACRX_HTY_IPV4_OK	0x0000000000000000ull

#define XCT_MACRX_HTY_IPV6 	0x0000000000400000ull

#define XCT_MACRX_HTY_IPV4_BAD	0x0000000000800000ull

#define XCT_MACRX_HTY_NONIP	0x0000000000c00000ull

#define XCT_MACRX_IPP_M		0x00000000003f0000ull

#define XCT_MACRX_IPP_S		16

#define XCT_MACRX_CSUM_M	0x000000000000ffffull

#define XCT_MACRX_CSUM_S	0



#define XCT_PTR_T		0x8000000000000000ull

#define XCT_PTR_LEN_M		0x7ffff00000000000ull

#define XCT_PTR_LEN_S		44

#define XCT_PTR_LEN(x)		((((long)(x)) << XCT_PTR_LEN_S) & \

				 XCT_PTR_LEN_M)

#define XCT_PTR_ADDR_M		0x00000fffffffffffull

#define XCT_PTR_ADDR_S		0

#define XCT_PTR_ADDR(x)		((((long)(x)) << XCT_PTR_ADDR_S) & \

				 XCT_PTR_ADDR_M)



/* Receive interface 8byte result fields */

#define XCT_RXRES_8B_L4O_M	0xff00000000000000ull

#define XCT_RXRES_8B_L4O_S	56

#define XCT_RXRES_8B_RULE_M	0x00ffff0000000000ull

#define XCT_RXRES_8B_RULE_S	40

#define XCT_RXRES_8B_EVAL_M	0x000000ffff000000ull

#define XCT_RXRES_8B_EVAL_S	24

#define XCT_RXRES_8B_HTYPE_M	0x0000000000f00000ull

#define XCT_RXRES_8B_HASH_M	0x00000000000fffffull

#define XCT_RXRES_8B_HASH_S	0



/* Receive interface buffer fields */

#define XCT_RXB_LEN_M		0x0ffff00000000000ull

#define XCT_RXB_LEN_S		44

#define XCT_RXB_LEN(x)		((((long)(x)) << XCT_PTR_LEN_S) & XCT_PTR_LEN_M)

#define XCT_RXB_ADDR_M		0x00000fffffffffffull

#define XCT_RXB_ADDR_S		0

#define XCT_RXB_ADDR(x)		((((long)(x)) << XCT_PTR_ADDR_S) & XCT_PTR_ADDR_M)





#endif /* PASEMI_MAC_H */

include/asm-powerpc/pasemi_dma.h

0 → 100644
+391 −0

File added.

Preview size limit exceeded, changes collapsed.

CRA Git | Maintained and supported by SUSTech CRA and CCSE