Commit 407e7517 authored by Hawking Zhang's avatar Hawking Zhang Committed by Alex Deucher
Browse files

drm/amd/dc: include new ip and ip_offset headers 



Signed-off-by: default avatarHawking Zhang <Hawking.Zhang@amd.com>
Acked-by: default avatarAlex Deucher <alexander.deucher@amd.com>
Signed-off-by: default avatarAlex Deucher <alexander.deucher@amd.com>
parent 48569ffc

drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.c

+2 −1
Original line number Diff line number Diff line
@@ -61,7 +61,8 @@ 


#include "dcn/dcn_1_0_offset.h"

#include "dcn/dcn_1_0_sh_mask.h"

#include "soc15ip.h"

#include "soc15_hw_ip.h"

#include "vega10_ip_offset.h"



#include "soc15_common.h"

#endif

drivers/gpu/drm/amd/display/dc/dce120/dce120_hw_sequencer.c

+2 −1
Original line number Diff line number Diff line
@@ -33,7 +33,8 @@ 


#include "dce/dce_12_0_offset.h"

#include "dce/dce_12_0_sh_mask.h"

#include "soc15ip.h"

#include "soc15_hw_ip.h"

#include "vega10_ip_offset.h"

#include "reg_helper.h"



#define CTX \

drivers/gpu/drm/amd/display/dc/dce120/dce120_resource.c

+2 −1
Original line number Diff line number Diff line
@@ -56,7 +56,8 @@ 


#include "dce/dce_12_0_offset.h"

#include "dce/dce_12_0_sh_mask.h"

#include "soc15ip.h"

#include "soc15_hw_ip.h"

#include "vega10_ip_offset.h"

#include "nbio/nbio_6_1_offset.h"

#include "reg_helper.h"

drivers/gpu/drm/amd/display/dc/dce120/dce120_timing_generator.c

+2 −1
Original line number Diff line number Diff line
@@ -27,7 +27,8 @@ 


#include "dce/dce_12_0_offset.h"

#include "dce/dce_12_0_sh_mask.h"

#include "soc15ip.h"

#include "soc15_hw_ip.h"

#include "vega10_ip_offset.h"



#include "dc_types.h"

#include "dc_bios_types.h"

drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c

+2 −1
Original line number Diff line number Diff line
@@ -50,7 +50,8 @@ 
#include "dcn10_hubp.h"

#include "dcn10_hubbub.h"



#include "soc15ip.h"

#include "soc15_hw_ip.h"

#include "vega10_ip_offset.h"



#include "dcn/dcn_1_0_offset.h"

#include "dcn/dcn_1_0_sh_mask.h"

CRA Git | Maintained and supported by SUSTech CRA and CCSE