Commit 3fade566 authored by Naveen Yadav's avatar Naveen Yadav Committed by Stephen Boyd
Browse files

clk: qcom: Add SDX55 GCC support 



Add Global Clock Controller (GCC) support for SDX55 SoCs from Qualcomm.

Signed-off-by: default avatarNaveen Yadav <naveenky@codeaurora.org>
[mani: converted to parent_data, commented critical clocks, cleanups]
Signed-off-by: default avatarManivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
Reviewed-by: default avatarVinod Koul <vkoul@kernel.org>
Link: https://lore.kernel.org/r/20201126072844.35370-3-manivannan.sadhasivam@linaro.org


Signed-off-by: default avatarStephen Boyd <sboyd@kernel.org>
parent a13ae5a3

drivers/clk/qcom/Kconfig

+7 −0
Original line number Diff line number Diff line
@@ -422,6 +422,13 @@ config SDM_LPASSCC_845 
	  Say Y if you want to use the LPASS branch clocks of the LPASS clock

	  controller to reset the LPASS subsystem.



config SDX_GCC_55

	tristate "SDX55 Global Clock Controller"

	help

	  Support for the global clock controller on SDX55 devices.

	  Say Y if you want to use peripheral devices such as UART,

	  SPI, I2C, USB, SD/UFS, PCIe etc.



config SM_DISPCC_8250

	tristate "SM8150 and SM8250 Display Clock Controller"

	depends on SM_GCC_8150 || SM_GCC_8250

drivers/clk/qcom/Makefile

+1 −0
Original line number Diff line number Diff line
@@ -66,6 +66,7 @@ obj-$(CONFIG_SDM_GCC_845) += gcc-sdm845.o 
obj-$(CONFIG_SDM_GPUCC_845) += gpucc-sdm845.o

obj-$(CONFIG_SDM_LPASSCC_845) += lpasscc-sdm845.o

obj-$(CONFIG_SDM_VIDEOCC_845) += videocc-sdm845.o

obj-$(CONFIG_SDX_GCC_55) += gcc-sdx55.o

obj-$(CONFIG_SM_DISPCC_8250) += dispcc-sm8250.o

obj-$(CONFIG_SM_GCC_8150) += gcc-sm8150.o

obj-$(CONFIG_SM_GCC_8250) += gcc-sm8250.o

drivers/clk/qcom/gcc-sdx55.c

0 → 100644
+1626 −0

File added.

Preview size limit exceeded, changes collapsed.

CRA Git | Maintained and supported by SUSTech CRA and CCSE