Commit 3fa8c49f authored by Heiko Stuebner's avatar Heiko Stuebner
Browse files

arm64: dts: rockchip: fix trailing 0 in rk3328 tsadc interrupts 



Probably due to some copy-paste mistake, the tsadc of rk3328 ended up
with a 0 as 4th element that shouldn't be there, as interrupts on the
rk3328 only have multiples of 3, making dtc complain. So remove it.

Signed-off-by: default avatarHeiko Stuebner <heiko@sntech.de>
parent 4fbd8d19

arch/arm64/boot/dts/rockchip/rk3328.dtsi

+1 −1
Original line number Diff line number Diff line
@@ -514,7 +514,7 @@ 
	tsadc: tsadc@ff250000 {

		compatible = "rockchip,rk3328-tsadc";

		reg = <0x0 0xff250000 0x0 0x100>;

		interrupts = <GIC_SPI 58 IRQ_TYPE_LEVEL_HIGH 0>;

		interrupts = <GIC_SPI 58 IRQ_TYPE_LEVEL_HIGH>;

		assigned-clocks = <&cru SCLK_TSADC>;

		assigned-clock-rates = <50000>;

		clocks = <&cru SCLK_TSADC>, <&cru PCLK_TSADC>;

CRA Git | Maintained and supported by SUSTech CRA and CCSE