crypto: caam/qi2 - add support for ahash algorithms (3f16f6c9) · Commits · 戴 / test

drivers/crypto/caam/Kconfig

+3 −1

Original line number	Diff line number	Diff line
		@@ -160,6 +160,7 @@ config CRYPTO_DEV_FSL_DPAA2_CAAM
		select CRYPTO_BLKCIPHER
		select CRYPTO_AUTHENC
		select CRYPTO_AEAD
		select CRYPTO_HASH
		help
		CAAM driver for QorIQ Data Path Acceleration Architecture 2.
		It handles DPSECI DPAA2 objects that sit on the Management Complex
		@@ -174,4 +175,5 @@ config CRYPTO_DEV_FSL_CAAM_CRYPTO_API_DESC
		CRYPTO_DEV_FSL_DPAA2_CAAM)

		config CRYPTO_DEV_FSL_CAAM_AHASH_API_DESC
		def_tristate (CRYPTO_DEV_FSL_CAAM_AHASH_API)
		def_tristate (CRYPTO_DEV_FSL_CAAM_AHASH_API \|\| \
		CRYPTO_DEV_FSL_DPAA2_CAAM)

+1731 −0

File changed.

Preview size limit exceeded, changes collapsed.

+16 −0

Original line number	Diff line number	Diff line
		@@ -158,6 +158,22 @@ struct skcipher_edesc {
		struct dpaa2_sg_entry sgt[0];
		};

		/*
		* ahash_edesc - s/w-extended ahash descriptor
		* @dst_dma: I/O virtual address of req->result
		* @qm_sg_dma: I/O virtual address of h/w link table
		* @src_nents: number of segments in input scatterlist
		* @qm_sg_bytes: length of dma mapped qm_sg space
		* @sgt: pointer to h/w link table
		*/
		struct ahash_edesc {
		dma_addr_t dst_dma;
		dma_addr_t qm_sg_dma;
		int src_nents;
		int qm_sg_bytes;
		struct dpaa2_sg_entry sgt[0];
		};

		/**
		* caam_flc - Flow Context (FLC)
		* @flc: Flow Context options