Commit 3eca037f authored by Joel Stanley's avatar Joel Stanley
Browse files

ARM: dts: aspeed-g6: Add timer description 



The AST2600 has 8 32-bit timers on the APB bus.

Reviewed-by: default avatarCédric Le Goater <clg@kaod.org>
Signed-off-by: default avatarJoel Stanley <joel@jms.id.au>
parent ea4bb33a

arch/arm/boot/dts/aspeed-g6.dtsi

+15 −0
Original line number Diff line number Diff line
@@ -330,6 +330,21 @@ 
				status = "disabled";

			};



			timer: timer@1e782000 {

				compatible = "aspeed,ast2600-timer";

				reg = <0x1e782000 0x90>;

				interrupts-extended = <&gic  GIC_SPI 16 IRQ_TYPE_LEVEL_HIGH>,

						<&gic  GIC_SPI 17 IRQ_TYPE_LEVEL_HIGH>,

						<&gic  GIC_SPI 18 IRQ_TYPE_LEVEL_HIGH>,

						<&gic  GIC_SPI 19 IRQ_TYPE_LEVEL_HIGH>,

						<&gic  GIC_SPI 20 IRQ_TYPE_LEVEL_HIGH>,

						<&gic  GIC_SPI 21 IRQ_TYPE_LEVEL_HIGH>,

						<&gic  GIC_SPI 22 IRQ_TYPE_LEVEL_HIGH>,

						<&gic  GIC_SPI 23 IRQ_TYPE_LEVEL_HIGH>;

				clocks = <&syscon ASPEED_CLK_APB1>;

				clock-names = "PCLK";

                        };



			uart1: serial@1e783000 {

				compatible = "ns16550a";

				reg = <0x1e783000 0x20>;

CRA Git | Maintained and supported by SUSTech CRA and CCSE