Commit 3d139703 authored Jul 08, 2019 by YueHaibing Committed by Greg Kroah-Hartman Jul 24, 2019

fpga-manager: altera-ps-spi: Fix build error



If BITREVERSE is m and FPGA_MGR_ALTERA_PS_SPI is y,
build fails:

drivers/fpga/altera-ps-spi.o: In function `altera_ps_write':
altera-ps-spi.c:(.text+0x4ec): undefined reference to `byte_rev_table'

Select BITREVERSE to fix this.

Reported-by: Hulk Robot <hulkci@huawei.com>
Fixes: fcfe18f8 ("fpga-manager: altera-ps-spi: use bitrev8x4")
Signed-off-by: YueHaibing <yuehaibing@huawei.com>
Cc: stable <stable@vger.kernel.org>
Acked-by: Moritz Fischer <mdf@kernel.org>
Link: https://lore.kernel.org/r/20190708071356.50928-1-yuehaibing@huawei.com


Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>

parent 1be8624a

drivers/fpga/Kconfig

+1 −0

Original line number	Diff line number	Diff line
		@@ -40,6 +40,7 @@ config ALTERA_PR_IP_CORE_PLAT
		config FPGA_MGR_ALTERA_PS_SPI
		tristate "Altera FPGA Passive Serial over SPI"
		depends on SPI
		select BITREVERSE
		help
		FPGA manager driver support for Altera Arria/Cyclone/Stratix
		using the passive serial interface over SPI.

Admin message