Commit 393a403e authored by Thierry Reding's avatar Thierry Reding
Browse files

arm64: tegra: Remove simple clocks bus



The standard way to do this is to list out the clocks at the top-level.
Adopt the standard way to fix validation.

Signed-off-by: default avatarThierry Reding <treding@nvidia.com>
parent 1765f53d
Loading
Loading
Loading
Loading
+4 −11
Original line number Diff line number Diff line
@@ -1022,17 +1022,10 @@
		backlight-boot-off;
	};

	clocks {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;

	clk32k_in: clock@0 {
		compatible = "fixed-clock";
			reg=<0>;
			#clock-cells = <0>;
		clock-frequency = <32768>;
		};
		#clock-cells = <0>;
	};

	gpio-keys {
+4 −11
Original line number Diff line number Diff line
@@ -300,17 +300,10 @@
		vqmmc-supply = <&vdd_1v8>;
	};

	clocks {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;

	clk32k_in: clock@0 {
		compatible = "fixed-clock";
			reg = <0>;
			#clock-cells = <0>;
		clock-frequency = <32768>;
		};
		#clock-cells = <0>;
	};

	cpus {
+4 −11
Original line number Diff line number Diff line
@@ -40,17 +40,10 @@
		non-removable;
	};

	clocks {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;

	clk32k_in: clock@0 {
		compatible = "fixed-clock";
			reg = <0>;
			#clock-cells = <0>;
		clock-frequency = <32768>;
		};
		#clock-cells = <0>;
	};

	cpus {
+4 −11
Original line number Diff line number Diff line
@@ -1586,17 +1586,10 @@
		status = "okay";
	};

	clocks {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;

	clk32k_in: clock@0 {
		compatible = "fixed-clock";
			reg = <0>;
			#clock-cells = <0>;
		clock-frequency = <32768>;
		};
		#clock-cells = <0>;
	};

	gpio-keys {
+4 −11
Original line number Diff line number Diff line
@@ -574,17 +574,10 @@
		wakeup-source;
	};

	clocks {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;

	clk32k_in: clock@0 {
		compatible = "fixed-clock";
			reg = <0>;
			#clock-cells = <0>;
		clock-frequency = <32768>;
		};
		#clock-cells = <0>;
	};

	cpus {
Loading