Commit 3843832f authored by Peter De Schrijver's avatar Peter De Schrijver Committed by Thierry Reding
Browse files

clk: tegra: Handle UTMIPLL IDDQ 



Export UTMIPLL IDDQ functions. These will be needed when powergating the
XUSB partition.

Signed-off-by: default avatarBH Hsieh <bhsieh@nvidia.com>
Signed-off-by: default avatarPeter De Schrijver <pdeschrijver@nvidia.com>
Signed-off-by: default avatarThierry Reding <treding@nvidia.com>
parent 24c3ebef

drivers/clk/tegra/clk-tegra210.c

+26 −0
Original line number Diff line number Diff line
@@ -2313,6 +2313,32 @@ static const char * const aclk_parents[] = { 
	"clk_m"

};



void tegra210_put_utmipll_in_iddq(void)

{

	u32 reg;



	reg = readl_relaxed(clk_base + UTMIPLL_HW_PWRDN_CFG0);



	if (reg & UTMIPLL_HW_PWRDN_CFG0_UTMIPLL_LOCK) {

		pr_err("trying to assert IDDQ while UTMIPLL is locked\n");

		return;

	}



	reg |= UTMIPLL_HW_PWRDN_CFG0_IDDQ_OVERRIDE;

	writel_relaxed(reg, clk_base + UTMIPLL_HW_PWRDN_CFG0);

}

EXPORT_SYMBOL_GPL(tegra210_put_utmipll_in_iddq);



void tegra210_put_utmipll_out_iddq(void)

{

	u32 reg;



	reg = readl_relaxed(clk_base + UTMIPLL_HW_PWRDN_CFG0);

	reg &= ~UTMIPLL_HW_PWRDN_CFG0_IDDQ_OVERRIDE;

	writel_relaxed(reg, clk_base + UTMIPLL_HW_PWRDN_CFG0);

}

EXPORT_SYMBOL_GPL(tegra210_put_utmipll_out_iddq);



static __init void tegra210_periph_clk_init(void __iomem *clk_base,

					    void __iomem *pmc_base)

{

include/linux/clk/tegra.h

+2 −0
Original line number Diff line number Diff line
@@ -125,5 +125,7 @@ extern void tegra210_xusb_pll_hw_control_enable(void); 
extern void tegra210_xusb_pll_hw_sequence_start(void);

extern void tegra210_sata_pll_hw_control_enable(void);

extern void tegra210_sata_pll_hw_sequence_start(void);

extern void tegra210_put_utmipll_in_iddq(void);

extern void tegra210_put_utmipll_out_iddq(void);



#endif /* __LINUX_CLK_TEGRA_H_ */

CRA Git | Maintained and supported by SUSTech CRA and CCSE