Commit 351648d0 authored by Sowjanya Komatineni's avatar Sowjanya Komatineni Committed by Thierry Reding
Browse files

arm64: tegra: Support 200 MHz for SDMMC on Tegra194 



Change the SDMMC clock source to support a maximum frequency of 200 MHz
on Tegra194.

Signed-off-by: default avatarSowjanya Komatineni <skomatineni@nvidia.com>
Signed-off-by: default avatarThierry Reding <treding@nvidia.com>
parent dfd3cb6f

arch/arm64/boot/dts/nvidia/tegra194.dtsi

+4 −0
Original line number Diff line number Diff line
@@ -346,6 +346,10 @@ 
			interrupts = <GIC_SPI 65 IRQ_TYPE_LEVEL_HIGH>;

			clocks = <&bpmp TEGRA194_CLK_SDMMC4>;

			clock-names = "sdhci";

			assigned-clocks = <&bpmp TEGRA194_CLK_SDMMC4>,

					  <&bpmp TEGRA194_CLK_PLLC4>;

			assigned-clock-parents =

					  <&bpmp TEGRA194_CLK_PLLC4>;

			resets = <&bpmp TEGRA194_RESET_SDMMC4>;

			reset-names = "sdhci";

			nvidia,pad-autocal-pull-up-offset-hs400 = <0x00>;

CRA Git | Maintained and supported by SUSTech CRA and CCSE