Commit 34806f12 authored by Geert Uytterhoeven's avatar Geert Uytterhoeven
Browse files

clk: renesas: Add r8a7792 CPG Core Clock Definitions 



Add all R-Car V2H Clock Pulse Generator Core Clock Outputs, as listed in
Table 7.2c ("List of Clocks [R-Car V2H]") of the R-Car Gen2 Hardware
User's Manual rev. 2.00.

Signed-off-by: default avatarGeert Uytterhoeven <geert+renesas@glider.be>
Reviewed-by: default avatarNiklas Söderlund <niklas.soderlund+renesas@ragnatech.se>
parent 27e154b2

include/dt-bindings/clock/r8a7792-cpg-mssr.h

0 → 100644
+43 −0
Original line number Diff line number Diff line 
/*

 * Copyright (C) 2015 Renesas Electronics Corp.

 *

 * This program is free software; you can redistribute it and/or modify

 * it under the terms of the GNU General Public License as published by

 * the Free Software Foundation; either version 2 of the License, or

 * (at your option) any later version.

 */



#ifndef __DT_BINDINGS_CLOCK_R8A7792_CPG_MSSR_H__

#define __DT_BINDINGS_CLOCK_R8A7792_CPG_MSSR_H__



#include <dt-bindings/clock/renesas-cpg-mssr.h>



/* r8a7792 CPG Core Clocks */

#define R8A7792_CLK_Z			0

#define R8A7792_CLK_ZG			1

#define R8A7792_CLK_ZTR			2

#define R8A7792_CLK_ZTRD2		3

#define R8A7792_CLK_ZT			4

#define R8A7792_CLK_ZX			5

#define R8A7792_CLK_ZS			6

#define R8A7792_CLK_HP			7

#define R8A7792_CLK_I			8

#define R8A7792_CLK_B			9

#define R8A7792_CLK_LB			10

#define R8A7792_CLK_P			11

#define R8A7792_CLK_CL			12

#define R8A7792_CLK_M2			13

#define R8A7792_CLK_IMP			14

#define R8A7792_CLK_ZB3			15

#define R8A7792_CLK_ZB3D2		16

#define R8A7792_CLK_DDR			17

#define R8A7792_CLK_SD			18

#define R8A7792_CLK_MP			19

#define R8A7792_CLK_QSPI		20

#define R8A7792_CLK_CP			21

#define R8A7792_CLK_CPEX		22

#define R8A7792_CLK_RCAN		23

#define R8A7792_CLK_R			24

#define R8A7792_CLK_OSC			25



#endif /* __DT_BINDINGS_CLOCK_R8A7792_CPG_MSSR_H__ */

CRA Git | Maintained and supported by SUSTech CRA and CCSE