Commit 335f62e7 authored by Matt Roper's avatar Matt Roper Committed by Rodrigo Vivi
Browse files

drm/i915/tgl: TBT AUX should use TC power well ops 



As on ICL, we want to use the Type-C aux handlers for the TBT aux wells
to ensure the DP_AUX_CH_CTL_TBT_IO flag is set properly.

Fixes: 656409bb ("drm/i915/tgl: Add power well support")
Cc: José Roberto de Souza <jose.souza@intel.com>
Cc: Imre Deak <imre.deak@intel.com>
Signed-off-by: default avatarMatt Roper <matthew.d.roper@intel.com>
Link: https://patchwork.freedesktop.org/patch/msgid/20200415233435.3064257-1-matthew.d.roper@intel.com


Reviewed-by: default avatarJosé Roberto de Souza <jose.souza@intel.com>
(cherry picked from commit 3cbdb975)
Signed-off-by: default avatarRodrigo Vivi <rodrigo.vivi@intel.com>
parent ced63326

drivers/gpu/drm/i915/display/intel_display_power.c

+6 −6
Original line number Diff line number Diff line
@@ -4140,7 +4140,7 @@ static const struct i915_power_well_desc tgl_power_wells[] = { 
	{

		.name = "AUX D TBT1",

		.domains = TGL_AUX_D_TBT1_IO_POWER_DOMAINS,

		.ops = &hsw_power_well_ops,

		.ops = &icl_tc_phy_aux_power_well_ops,

		.id = DISP_PW_ID_NONE,

		{

			.hsw.regs = &icl_aux_power_well_regs,
@@ -4151,7 +4151,7 @@ static const struct i915_power_well_desc tgl_power_wells[] = { 
	{

		.name = "AUX E TBT2",

		.domains = TGL_AUX_E_TBT2_IO_POWER_DOMAINS,

		.ops = &hsw_power_well_ops,

		.ops = &icl_tc_phy_aux_power_well_ops,

		.id = DISP_PW_ID_NONE,

		{

			.hsw.regs = &icl_aux_power_well_regs,
@@ -4162,7 +4162,7 @@ static const struct i915_power_well_desc tgl_power_wells[] = { 
	{

		.name = "AUX F TBT3",

		.domains = TGL_AUX_F_TBT3_IO_POWER_DOMAINS,

		.ops = &hsw_power_well_ops,

		.ops = &icl_tc_phy_aux_power_well_ops,

		.id = DISP_PW_ID_NONE,

		{

			.hsw.regs = &icl_aux_power_well_regs,
@@ -4173,7 +4173,7 @@ static const struct i915_power_well_desc tgl_power_wells[] = { 
	{

		.name = "AUX G TBT4",

		.domains = TGL_AUX_G_TBT4_IO_POWER_DOMAINS,

		.ops = &hsw_power_well_ops,

		.ops = &icl_tc_phy_aux_power_well_ops,

		.id = DISP_PW_ID_NONE,

		{

			.hsw.regs = &icl_aux_power_well_regs,
@@ -4184,7 +4184,7 @@ static const struct i915_power_well_desc tgl_power_wells[] = { 
	{

		.name = "AUX H TBT5",

		.domains = TGL_AUX_H_TBT5_IO_POWER_DOMAINS,

		.ops = &hsw_power_well_ops,

		.ops = &icl_tc_phy_aux_power_well_ops,

		.id = DISP_PW_ID_NONE,

		{

			.hsw.regs = &icl_aux_power_well_regs,
@@ -4195,7 +4195,7 @@ static const struct i915_power_well_desc tgl_power_wells[] = { 
	{

		.name = "AUX I TBT6",

		.domains = TGL_AUX_I_TBT6_IO_POWER_DOMAINS,

		.ops = &hsw_power_well_ops,

		.ops = &icl_tc_phy_aux_power_well_ops,

		.id = DISP_PW_ID_NONE,

		{

			.hsw.regs = &icl_aux_power_well_regs,

CRA Git | Maintained and supported by SUSTech CRA and CCSE