Commit 32d38e6c authored by Vandita Kulkarni's avatar Vandita Kulkarni Committed by Uma Shankar
Browse files

drm/i915/tgl/dsi: Enable blanking packets during BLLP for video mode 



Blanking packet bit will control whether the transcoder allows the link
to enter the LP state during BLLP regions (assuming there is enough time),
or whether it will keep the link in the HS state with a Blanking Packet

Signed-off-by: default avatarVandita Kulkarni <vandita.kulkarni@intel.com>
Reviewed-by: default avatarUma Shankar <uma.shankar@intel.com>
Signed-off-by: default avatarUma Shankar <uma.shankar@intel.com>
Link: https://patchwork.freedesktop.org/patch/msgid/20190730073648.5157-7-vandita.kulkarni@intel.com
parent 33365fec

drivers/gpu/drm/i915/display/icl_dsi.c

+5 −0
Original line number Diff line number Diff line
@@ -685,6 +685,11 @@ gen11_dsi_configure_transcoder(struct intel_encoder *encoder, 
			break;

		}



		if (INTEL_GEN(dev_priv) >= 12) {

			if (is_vid_mode(intel_dsi))

				tmp |= BLANKING_PACKET_ENABLE;

		}



		/* program DSI operation mode */

		if (is_vid_mode(intel_dsi)) {

			tmp &= ~OP_MODE_MASK;

drivers/gpu/drm/i915/i915_reg.h

+1 −0
Original line number Diff line number Diff line
@@ -11021,6 +11021,7 @@ enum skl_power_gate { 
#define  CALIBRATION_DISABLED		(0x0 << 4)

#define  CALIBRATION_ENABLED_INITIAL_ONLY	(0x2 << 4)

#define  CALIBRATION_ENABLED_INITIAL_PERIODIC	(0x3 << 4)

#define  BLANKING_PACKET_ENABLE		(1 << 2)

#define  S3D_ORIENTATION_LANDSCAPE	(1 << 1)

#define  EOTP_DISABLED			(1 << 0)

CRA Git | Maintained and supported by SUSTech CRA and CCSE