Commit 311b57f0 authored by Andrew Jeffery's avatar Andrew Jeffery Committed by Joel Stanley
Browse files

ARM: dts: ast2600-evb: eMMC configuration 



Enable the eMMC controller and limit it to 52MHz to avoid the host
controller reporting bus error conditions.

Reviewed-by: default avatarJoel Stanley <joel@jms.id.au>
Signed-off-by: default avatarAndrew Jeffery <andrew@aj.id.au>
Signed-off-by: default avatarJoel Stanley <joel@jms.id.au>
parent 54ecb8f7

arch/arm/boot/dts/aspeed-ast2600-evb.dts

+7 −1
Original line number Diff line number Diff line
@@ -71,10 +71,16 @@ 
	phy-handle = <&ethphy3>;

};



&emmc {

&emmc_controller {

	status = "okay";

};



&emmc {

	non-removable;

	bus-width = <4>;

	max-frequency = <52000000>;

};



&rtc {

	status = "okay";

};

arch/arm/boot/dts/aspeed-g6.dtsi

+2 −2
Original line number Diff line number Diff line
@@ -235,7 +235,7 @@ 
				};

			};



			emmc: sdc@1e750000 {

			emmc_controller: sdc@1e750000 {

				compatible = "aspeed,ast2600-sd-controller";

				reg = <0x1e750000 0x100>;

				#address-cells = <1>;
@@ -244,7 +244,7 @@ 
				clocks = <&syscon ASPEED_CLK_GATE_EMMCCLK>;

				status = "disabled";



				sdhci@1e750100 {

				emmc: sdhci@1e750100 {

					compatible = "aspeed,ast2600-sdhci";

					reg = <0x100 0x100>;

					sdhci,auto-cmd12;

CRA Git | Maintained and supported by SUSTech CRA and CCSE