Commit 30c2a658 authored by Arnd Bergmann's avatar Arnd Bergmann
Browse files

Merge tag 'actions-arm64-dt-for-4.13' of... 

Merge tag 'actions-arm64-dt-for-4.13' of git://git.kernel.org/pub/scm/linux/kernel/git/afaerber/linux-actions into next/dt64

Pull "Actions Semi ARM64 based SoC DT for 4.13" from Andreas Färber:

This adds an initial DT for the S900 SoC and a devboard based on it.

* tag 'actions-arm64-dt-for-4.13' of git://git.kernel.org/pub/scm/linux/kernel/git/afaerber/linux-actions:
  arm64: dts: Add Actions Semi S900 and Bubblegum-96
  dt-bindings: Add vendor prefix for uCRobotics
parents 6d599c8d 06edb80f

Documentation/devicetree/bindings/vendor-prefixes.txt

+1 −0
Original line number Diff line number Diff line
@@ -333,6 +333,7 @@ tronfy Tronfy 
tronsmart	Tronsmart

truly	Truly Semiconductors Limited

tyan	Tyan Computer Corporation

ucrobotics	uCRobotics

udoo	Udoo

uniwest	United Western Technologies Corp (UniWest)

upisemi	uPI Semiconductor Corp.

arch/arm64/boot/dts/Makefile

+1 −0
Original line number Diff line number Diff line 
dts-dirs += actions

dts-dirs += al

dts-dirs += allwinner

dts-dirs += altera

arch/arm64/boot/dts/actions/Makefile

0 → 100644
+5 −0
Original line number Diff line number Diff line 
dtb-$(CONFIG_ARCH_ACTIONS) += s900-bubblegum-96.dtb



always		:= $(dtb-y)

subdir-y	:= $(dts-dirs)

clean-files	:= *.dtb

arch/arm64/boot/dts/actions/s900-bubblegum-96.dts

0 → 100644
+35 −0
Original line number Diff line number Diff line 
/*

 * Copyright (c) 2017 Andreas Färber

 *

 * SPDX-License-Identifier: (GPL-2.0+ OR MIT)

 */



/dts-v1/;



#include "s900.dtsi"



/ {

	compatible = "ucrobotics,bubblegum-96", "actions,s900";

	model = "Bubblegum-96";



	aliases {

		serial5 = &uart5;

	};



	chosen {

		stdout-path = "serial5:115200n8";

	};



	memory@0 {

		device_type = "memory";

		reg = <0x0 0x0 0x0 0x80000000>;

	};

};



&timer {

	clocks = <&hosc>;

};



&uart5 {

	status = "okay";

};

arch/arm64/boot/dts/actions/s900.dtsi

0 → 100644
+164 −0
Original line number Diff line number Diff line 
/*

 * Copyright (c) 2017 Andreas Färber

 *

 * SPDX-License-Identifier: (GPL-2.0+ OR MIT)

 */



#include <dt-bindings/interrupt-controller/arm-gic.h>



/ {

	compatible = "actions,s900";

	interrupt-parent = <&gic>;

	#address-cells = <2>;

	#size-cells = <2>;



	cpus {

		#address-cells = <2>;

		#size-cells = <0>;



		cpu0: cpu@0 {

			device_type = "cpu";

			compatible = "arm,cortex-a53", "arm,armv8";

			reg = <0x0 0x0>;

			enable-method = "psci";

		};



		cpu1: cpu@1 {

			device_type = "cpu";

			compatible = "arm,cortex-a53", "arm,armv8";

			reg = <0x0 0x1>;

			enable-method = "psci";

		};



		cpu2: cpu@2 {

			device_type = "cpu";

			compatible = "arm,cortex-a53", "arm,armv8";

			reg = <0x0 0x2>;

			enable-method = "psci";

		};



		cpu3: cpu@3 {

			device_type = "cpu";

			compatible = "arm,cortex-a53", "arm,armv8";

			reg = <0x0 0x3>;

			enable-method = "psci";

		};

	};



	reserved-memory {

		#address-cells = <2>;

		#size-cells = <2>;

		ranges;



		secmon@1f000000 {

			reg = <0x0 0x1f000000 0x0 0x1000000>;

			no-map;

		};

	};



	psci {

		compatible = "arm,psci-0.2";

		method = "smc";

	};



	arm-pmu {

		compatible = "arm,cortex-a53-pmu";

		interrupts = <GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>,

		             <GIC_SPI 5 IRQ_TYPE_LEVEL_HIGH>,

		             <GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>,

		             <GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>;

		interrupt-affinity = <&cpu0>, <&cpu1>, <&cpu2>, <&cpu3>;

	};



	timer {

		compatible = "arm,armv8-timer";

		interrupts = <GIC_PPI 13

			(GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,

			     <GIC_PPI 14

			(GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,

			     <GIC_PPI 11

			(GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,

			     <GIC_PPI 10

			(GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>;

	};



	hosc: hosc {

		compatible = "fixed-clock";

		clock-frequency = <24000000>;

		#clock-cells = <0>;

	};



	soc {

		compatible = "simple-bus";

		#address-cells = <2>;

		#size-cells = <2>;

		ranges;



		gic: interrupt-controller@e00f1000 {

			compatible = "arm,gic-400";

			reg = <0x0 0xe00f1000 0x0 0x1000>,

			      <0x0 0xe00f2000 0x0 0x2000>,

			      <0x0 0xe00f4000 0x0 0x2000>,

			      <0x0 0xe00f6000 0x0 0x2000>;

			interrupts = <GIC_PPI 9 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>;

			interrupt-controller;

			#interrupt-cells = <3>;

		};



		uart0: serial@e0120000 {

			compatible = "actions,s900-uart", "actions,owl-uart";

			reg = <0x0 0xe0120000 0x0 0x2000>;

			interrupts = <GIC_SPI 29 IRQ_TYPE_LEVEL_HIGH>;

			status = "disabled";

		};



		uart1: serial@e0122000 {

			compatible = "actions,s900-uart", "actions,owl-uart";

			reg = <0x0 0xe0122000 0x0 0x2000>;

			interrupts = <GIC_SPI 30 IRQ_TYPE_LEVEL_HIGH>;

			status = "disabled";

		};



		uart2: serial@e0124000 {

			compatible = "actions,s900-uart", "actions,owl-uart";

			reg = <0x0 0xe0124000 0x0 0x2000>;

			interrupts = <GIC_SPI 31 IRQ_TYPE_LEVEL_HIGH>;

			status = "disabled";

		};



		uart3: serial@e0126000 {

			compatible = "actions,s900-uart", "actions,owl-uart";

			reg = <0x0 0xe0126000 0x0 0x2000>;

			interrupts = <GIC_SPI 32 IRQ_TYPE_LEVEL_HIGH>;

			status = "disabled";

		};



		uart4: serial@e0128000 {

			compatible = "actions,s900-uart", "actions,owl-uart";

			reg = <0x0 0xe0128000 0x0 0x2000>;

			interrupts = <GIC_SPI 33 IRQ_TYPE_LEVEL_HIGH>;

			status = "disabled";

		};



		uart5: serial@e012a000 {

			compatible = "actions,s900-uart", "actions,owl-uart";

			reg = <0x0 0xe012a000 0x0 0x2000>;

			interrupts = <GIC_SPI 34 IRQ_TYPE_LEVEL_HIGH>;

			status = "disabled";

		};



		uart6: serial@e012c000 {

			compatible = "actions,s900-uart", "actions,owl-uart";

			reg = <0x0 0xe012c000 0x0 0x2000>;

			interrupts = <GIC_SPI 35 IRQ_TYPE_LEVEL_HIGH>;

			status = "disabled";

		};



		timer: timer@e0228000 {

			compatible = "actions,s900-timer";

			reg = <0x0 0xe0228000 0x0 0x8000>;

			interrupts = <GIC_SPI 11 IRQ_TYPE_LEVEL_HIGH>;

			interrupt-names = "timer1";

		};

	};

};

CRA Git | Maintained and supported by SUSTech CRA and CCSE