Commit 30107fa6 authored by Matti Vaittinen's avatar Matti Vaittinen Committed by Lee Jones
Browse files

mfd: bd71837: Core driver for ROHM BD71837 PMIC 



ROHM BD71837 PMIC MFD driver providing interrupts and support
for three subsystems:
- clk
- Regulators
- input/power-key

Signed-off-by: default avatarMatti Vaittinen <matti.vaittinen@fi.rohmeurope.com>
Reviewed-by: default avatarEnric Balletbo i Serra <enric.balletbo@collabora.com>
Signed-off-by: default avatarLee Jones <lee.jones@linaro.org>
parent f863ae59

drivers/mfd/Kconfig

+13 −0
Original line number Diff line number Diff line
@@ -1817,6 +1817,19 @@ config MFD_STW481X 
	  in various ST Microelectronics and ST-Ericsson embedded

	  Nomadik series.



config MFD_ROHM_BD718XX

	tristate "ROHM BD71837 Power Management IC"

	depends on I2C=y

	depends on OF

	select REGMAP_I2C

	select REGMAP_IRQ

	select MFD_CORE

	help

	  Select this option to get support for the ROHM BD71837

	  Power Management ICs. BD71837 is designed to power processors like

	  NXP i.MX8. It contains 8 BUCK outputs and 7 LDOs, voltage monitoring

	  and emergency shut down as well as 32,768KHz clock output.



config MFD_STM32_LPTIMER

	tristate "Support for STM32 Low-Power Timer"

	depends on (ARCH_STM32 && OF) || COMPILE_TEST

drivers/mfd/Makefile

+1 −0
Original line number Diff line number Diff line
@@ -239,4 +239,5 @@ obj-$(CONFIG_MFD_STM32_TIMERS) += stm32-timers.o 
obj-$(CONFIG_MFD_MXS_LRADC)     += mxs-lradc.o

obj-$(CONFIG_MFD_SC27XX_PMIC)	+= sprd-sc27xx-spi.o

obj-$(CONFIG_RAVE_SP_CORE)	+= rave-sp.o

obj-$(CONFIG_MFD_ROHM_BD718XX)	+= rohm-bd718x7.o

drivers/mfd/rohm-bd718x7.c

0 → 100644
+211 −0
Original line number Diff line number Diff line 
// SPDX-License-Identifier: GPL-2.0-or-later

//

// Copyright (C) 2018 ROHM Semiconductors

//

// ROHM BD71837MWV PMIC driver

//

// Datasheet available from

// https://www.rohm.com/datasheet/BD71837MWV/bd71837mwv-e



#include <linux/i2c.h>

#include <linux/input.h>

#include <linux/interrupt.h>

#include <linux/mfd/rohm-bd718x7.h>

#include <linux/mfd/core.h>

#include <linux/module.h>

#include <linux/regmap.h>



/*

 * gpio_keys.h requires definiton of bool. It is brought in

 * by above includes. Keep this as last until gpio_keys.h gets fixed.

 */

#include <linux/gpio_keys.h>



static const u8 supported_revisions[] = { 0xA2 /* BD71837 */ };



static struct gpio_keys_button button = {

	.code = KEY_POWER,

	.gpio = -1,

	.type = EV_KEY,

};



static struct gpio_keys_platform_data bd718xx_powerkey_data = {

	.buttons = &button,

	.nbuttons = 1,

	.name = "bd718xx-pwrkey",

};



static struct mfd_cell bd71837_mfd_cells[] = {

	{

		.name = "gpio-keys",

		.platform_data = &bd718xx_powerkey_data,

		.pdata_size = sizeof(bd718xx_powerkey_data),

	},

	{ .name = "bd71837-clk", },

	{ .name = "bd71837-pmic", },

};



static const struct regmap_irq bd71837_irqs[] = {

	REGMAP_IRQ_REG(BD71837_INT_SWRST, 0, BD71837_INT_SWRST_MASK),

	REGMAP_IRQ_REG(BD71837_INT_PWRBTN_S, 0, BD71837_INT_PWRBTN_S_MASK),

	REGMAP_IRQ_REG(BD71837_INT_PWRBTN_L, 0, BD71837_INT_PWRBTN_L_MASK),

	REGMAP_IRQ_REG(BD71837_INT_PWRBTN, 0, BD71837_INT_PWRBTN_MASK),

	REGMAP_IRQ_REG(BD71837_INT_WDOG, 0, BD71837_INT_WDOG_MASK),

	REGMAP_IRQ_REG(BD71837_INT_ON_REQ, 0, BD71837_INT_ON_REQ_MASK),

	REGMAP_IRQ_REG(BD71837_INT_STBY_REQ, 0, BD71837_INT_STBY_REQ_MASK),

};



static struct regmap_irq_chip bd71837_irq_chip = {

	.name = "bd71837-irq",

	.irqs = bd71837_irqs,

	.num_irqs = ARRAY_SIZE(bd71837_irqs),

	.num_regs = 1,

	.irq_reg_stride = 1,

	.status_base = BD71837_REG_IRQ,

	.mask_base = BD71837_REG_MIRQ,

	.ack_base = BD71837_REG_IRQ,

	.init_ack_masked = true,

	.mask_invert = false,

};



static const struct regmap_range pmic_status_range = {

	.range_min = BD71837_REG_IRQ,

	.range_max = BD71837_REG_POW_STATE,

};



static const struct regmap_access_table volatile_regs = {

	.yes_ranges = &pmic_status_range,

	.n_yes_ranges = 1,

};



static const struct regmap_config bd71837_regmap_config = {

	.reg_bits = 8,

	.val_bits = 8,

	.volatile_table = &volatile_regs,

	.max_register = BD71837_MAX_REGISTER - 1,

	.cache_type = REGCACHE_RBTREE,

};



static int bd71837_i2c_probe(struct i2c_client *i2c,

			    const struct i2c_device_id *id)

{

	struct bd71837 *bd71837;

	int ret, i;

	unsigned int val;



	bd71837 = devm_kzalloc(&i2c->dev, sizeof(struct bd71837), GFP_KERNEL);



	if (!bd71837)

		return -ENOMEM;



	bd71837->chip_irq = i2c->irq;



	if (!bd71837->chip_irq) {

		dev_err(&i2c->dev, "No IRQ configured\n");

		return -EINVAL;

	}



	bd71837->dev = &i2c->dev;

	dev_set_drvdata(&i2c->dev, bd71837);



	bd71837->regmap = devm_regmap_init_i2c(i2c, &bd71837_regmap_config);

	if (IS_ERR(bd71837->regmap)) {

		dev_err(&i2c->dev, "regmap initialization failed\n");

		return PTR_ERR(bd71837->regmap);

	}



	ret = regmap_read(bd71837->regmap, BD71837_REG_REV, &val);

	if (ret) {

		dev_err(&i2c->dev, "Read BD71837_REG_DEVICE failed\n");

		return ret;

	}

	for (i = 0; i < ARRAY_SIZE(supported_revisions); i++)

		if (supported_revisions[i] == val)

			break;



	if (i == ARRAY_SIZE(supported_revisions)) {

		dev_err(&i2c->dev, "Unsupported chip revision\n");

		return -ENODEV;

	}



	ret = devm_regmap_add_irq_chip(&i2c->dev, bd71837->regmap,

				       bd71837->chip_irq, IRQF_ONESHOT, 0,

				       &bd71837_irq_chip, &bd71837->irq_data);

	if (ret) {

		dev_err(&i2c->dev, "Failed to add irq_chip\n");

		return ret;

	}



	/* Configure short press to 10 milliseconds */

	ret = regmap_update_bits(bd71837->regmap,

				 BD71837_REG_PWRONCONFIG0,

				 BD718XX_PWRBTN_PRESS_DURATION_MASK,

				 BD718XX_PWRBTN_SHORT_PRESS_10MS);

	if (ret) {

		dev_err(&i2c->dev,

			"Failed to configure button short press timeout\n");

		return ret;

	}



	/* Configure long press to 10 seconds */

	ret = regmap_update_bits(bd71837->regmap,

				 BD71837_REG_PWRONCONFIG1,

				 BD718XX_PWRBTN_PRESS_DURATION_MASK,

				 BD718XX_PWRBTN_LONG_PRESS_10S);



	if (ret) {

		dev_err(&i2c->dev,

			"Failed to configure button long press timeout\n");

		return ret;

	}



	ret = regmap_irq_get_virq(bd71837->irq_data, BD71837_INT_PWRBTN_S);



	if (ret < 0) {

		dev_err(&i2c->dev, "Failed to get the IRQ\n");

		return ret;

	}



	button.irq = ret;



	ret = devm_mfd_add_devices(bd71837->dev, PLATFORM_DEVID_AUTO,

				   bd71837_mfd_cells,

				   ARRAY_SIZE(bd71837_mfd_cells), NULL, 0,

				   regmap_irq_get_domain(bd71837->irq_data));

	if (ret)

		dev_err(&i2c->dev, "Failed to create subdevices\n");



	return ret;

}



static const struct of_device_id bd71837_of_match[] = {

	{ .compatible = "rohm,bd71837", },

	{ }

};

MODULE_DEVICE_TABLE(of, bd71837_of_match);



static struct i2c_driver bd71837_i2c_driver = {

	.driver = {

		.name = "rohm-bd718x7",

		.of_match_table = bd71837_of_match,

	},

	.probe = bd71837_i2c_probe,

};



static int __init bd71837_i2c_init(void)

{

	return i2c_add_driver(&bd71837_i2c_driver);

}



/* Initialise early so consumer devices can complete system boot */

subsys_initcall(bd71837_i2c_init);



static void __exit bd71837_i2c_exit(void)

{

	i2c_del_driver(&bd71837_i2c_driver);

}

module_exit(bd71837_i2c_exit);



MODULE_AUTHOR("Matti Vaittinen <matti.vaittinen@fi.rohmeurope.com>");

MODULE_DESCRIPTION("ROHM BD71837 Power Management IC driver");

MODULE_LICENSE("GPL");

include/linux/mfd/rohm-bd718x7.h

0 → 100644
+332 −0
Original line number Diff line number Diff line 
/* SPDX-License-Identifier: GPL-2.0-or-later */

/* Copyright (C) 2018 ROHM Semiconductors */



#ifndef __LINUX_MFD_BD71837_H__

#define __LINUX_MFD_BD71837_H__



#include <linux/regmap.h>



enum {

	BD71837_BUCK1	=	0,

	BD71837_BUCK2,

	BD71837_BUCK3,

	BD71837_BUCK4,

	BD71837_BUCK5,

	BD71837_BUCK6,

	BD71837_BUCK7,

	BD71837_BUCK8,

	BD71837_LDO1,

	BD71837_LDO2,

	BD71837_LDO3,

	BD71837_LDO4,

	BD71837_LDO5,

	BD71837_LDO6,

	BD71837_LDO7,

	BD71837_REGULATOR_CNT,

};



#define BD71837_BUCK1_VOLTAGE_NUM	0x40

#define BD71837_BUCK2_VOLTAGE_NUM	0x40

#define BD71837_BUCK3_VOLTAGE_NUM	0x40

#define BD71837_BUCK4_VOLTAGE_NUM	0x40



#define BD71837_BUCK5_VOLTAGE_NUM	0x08

#define BD71837_BUCK6_VOLTAGE_NUM	0x04

#define BD71837_BUCK7_VOLTAGE_NUM	0x08

#define BD71837_BUCK8_VOLTAGE_NUM	0x40



#define BD71837_LDO1_VOLTAGE_NUM	0x04

#define BD71837_LDO2_VOLTAGE_NUM	0x02

#define BD71837_LDO3_VOLTAGE_NUM	0x10

#define BD71837_LDO4_VOLTAGE_NUM	0x10

#define BD71837_LDO5_VOLTAGE_NUM	0x10

#define BD71837_LDO6_VOLTAGE_NUM	0x10

#define BD71837_LDO7_VOLTAGE_NUM	0x10



enum {

	BD71837_REG_REV                = 0x00,

	BD71837_REG_SWRESET            = 0x01,

	BD71837_REG_I2C_DEV            = 0x02,

	BD71837_REG_PWRCTRL0           = 0x03,

	BD71837_REG_PWRCTRL1           = 0x04,

	BD71837_REG_BUCK1_CTRL         = 0x05,

	BD71837_REG_BUCK2_CTRL         = 0x06,

	BD71837_REG_BUCK3_CTRL         = 0x07,

	BD71837_REG_BUCK4_CTRL         = 0x08,

	BD71837_REG_BUCK5_CTRL         = 0x09,

	BD71837_REG_BUCK6_CTRL         = 0x0A,

	BD71837_REG_BUCK7_CTRL         = 0x0B,

	BD71837_REG_BUCK8_CTRL         = 0x0C,

	BD71837_REG_BUCK1_VOLT_RUN     = 0x0D,

	BD71837_REG_BUCK1_VOLT_IDLE    = 0x0E,

	BD71837_REG_BUCK1_VOLT_SUSP    = 0x0F,

	BD71837_REG_BUCK2_VOLT_RUN     = 0x10,

	BD71837_REG_BUCK2_VOLT_IDLE    = 0x11,

	BD71837_REG_BUCK3_VOLT_RUN     = 0x12,

	BD71837_REG_BUCK4_VOLT_RUN     = 0x13,

	BD71837_REG_BUCK5_VOLT         = 0x14,

	BD71837_REG_BUCK6_VOLT         = 0x15,

	BD71837_REG_BUCK7_VOLT         = 0x16,

	BD71837_REG_BUCK8_VOLT         = 0x17,

	BD71837_REG_LDO1_VOLT          = 0x18,

	BD71837_REG_LDO2_VOLT          = 0x19,

	BD71837_REG_LDO3_VOLT          = 0x1A,

	BD71837_REG_LDO4_VOLT          = 0x1B,

	BD71837_REG_LDO5_VOLT          = 0x1C,

	BD71837_REG_LDO6_VOLT          = 0x1D,

	BD71837_REG_LDO7_VOLT          = 0x1E,

	BD71837_REG_TRANS_COND0        = 0x1F,

	BD71837_REG_TRANS_COND1        = 0x20,

	BD71837_REG_VRFAULTEN          = 0x21,

	BD71837_REG_MVRFLTMASK0        = 0x22,

	BD71837_REG_MVRFLTMASK1        = 0x23,

	BD71837_REG_MVRFLTMASK2        = 0x24,

	BD71837_REG_RCVCFG             = 0x25,

	BD71837_REG_RCVNUM             = 0x26,

	BD71837_REG_PWRONCONFIG0       = 0x27,

	BD71837_REG_PWRONCONFIG1       = 0x28,

	BD71837_REG_RESETSRC           = 0x29,

	BD71837_REG_MIRQ               = 0x2A,

	BD71837_REG_IRQ                = 0x2B,

	BD71837_REG_IN_MON             = 0x2C,

	BD71837_REG_POW_STATE          = 0x2D,

	BD71837_REG_OUT32K             = 0x2E,

	BD71837_REG_REGLOCK            = 0x2F,

	BD71837_REG_OTPVER             = 0xFF,

	BD71837_MAX_REGISTER           = 0x100,

};



#define REGLOCK_PWRSEQ	0x1

#define REGLOCK_VREG	0x10



/* Generic BUCK control masks */

#define BD71837_BUCK_SEL	0x02

#define BD71837_BUCK_EN		0x01

#define BD71837_BUCK_RUN_ON	0x04



/* Generic LDO masks */

#define BD71837_LDO_SEL		0x80

#define BD71837_LDO_EN		0x40



/* BD71837 BUCK ramp rate CTRL reg bits */

#define BUCK_RAMPRATE_MASK	0xC0

#define BUCK_RAMPRATE_10P00MV	0x0

#define BUCK_RAMPRATE_5P00MV	0x1

#define BUCK_RAMPRATE_2P50MV	0x2

#define BUCK_RAMPRATE_1P25MV	0x3



/* BD71837_REG_BUCK1_VOLT_RUN bits */

#define BUCK1_RUN_MASK		0x3F

#define BUCK1_RUN_DEFAULT	0x14



/* BD71837_REG_BUCK1_VOLT_SUSP bits */

#define BUCK1_SUSP_MASK		0x3F

#define BUCK1_SUSP_DEFAULT	0x14



/* BD71837_REG_BUCK1_VOLT_IDLE bits */

#define BUCK1_IDLE_MASK		0x3F

#define BUCK1_IDLE_DEFAULT	0x14



/* BD71837_REG_BUCK2_VOLT_RUN bits */

#define BUCK2_RUN_MASK		0x3F

#define BUCK2_RUN_DEFAULT	0x1E



/* BD71837_REG_BUCK2_VOLT_IDLE bits */

#define BUCK2_IDLE_MASK		0x3F

#define BUCK2_IDLE_DEFAULT	0x14



/* BD71837_REG_BUCK3_VOLT_RUN bits */

#define BUCK3_RUN_MASK		0x3F

#define BUCK3_RUN_DEFAULT	0x1E



/* BD71837_REG_BUCK4_VOLT_RUN bits */

#define BUCK4_RUN_MASK		0x3F

#define BUCK4_RUN_DEFAULT	0x1E



/* BD71837_REG_BUCK5_VOLT bits */

#define BUCK5_MASK		0x07

#define BUCK5_DEFAULT		0x02



/* BD71837_REG_BUCK6_VOLT bits */

#define BUCK6_MASK		0x03

#define BUCK6_DEFAULT		0x03



/* BD71837_REG_BUCK7_VOLT bits */

#define BUCK7_MASK		0x07

#define BUCK7_DEFAULT		0x03



/* BD71837_REG_BUCK8_VOLT bits */

#define BUCK8_MASK		0x3F

#define BUCK8_DEFAULT		0x1E



/* BD71837_REG_IRQ bits */

#define IRQ_SWRST		0x40

#define IRQ_PWRON_S		0x20

#define IRQ_PWRON_L		0x10

#define IRQ_PWRON		0x08

#define IRQ_WDOG		0x04

#define IRQ_ON_REQ		0x02

#define IRQ_STBY_REQ		0x01



/* BD71837_REG_OUT32K bits */

#define BD71837_OUT32K_EN	0x01



/* BD71837 gated clock rate */

#define BD71837_CLK_RATE 32768



/* ROHM BD71837 irqs */

enum {

	BD71837_INT_STBY_REQ,

	BD71837_INT_ON_REQ,

	BD71837_INT_WDOG,

	BD71837_INT_PWRBTN,

	BD71837_INT_PWRBTN_L,

	BD71837_INT_PWRBTN_S,

	BD71837_INT_SWRST

};



/* ROHM BD71837 interrupt masks */

#define BD71837_INT_SWRST_MASK		0x40

#define BD71837_INT_PWRBTN_S_MASK	0x20

#define BD71837_INT_PWRBTN_L_MASK	0x10

#define BD71837_INT_PWRBTN_MASK		0x8

#define BD71837_INT_WDOG_MASK		0x4

#define BD71837_INT_ON_REQ_MASK		0x2

#define BD71837_INT_STBY_REQ_MASK	0x1



/* BD71837_REG_LDO1_VOLT bits */

#define LDO1_MASK		0x03



/* BD71837_REG_LDO1_VOLT bits */

#define LDO2_MASK		0x20



/* BD71837_REG_LDO3_VOLT bits */

#define LDO3_MASK		0x0F



/* BD71837_REG_LDO4_VOLT bits */

#define LDO4_MASK		0x0F



/* BD71837_REG_LDO5_VOLT bits */

#define LDO5_MASK		0x0F



/* BD71837_REG_LDO6_VOLT bits */

#define LDO6_MASK		0x0F



/* BD71837_REG_LDO7_VOLT bits */

#define LDO7_MASK		0x0F



/* Register write induced reset settings */



/*

 * Even though the bit zero is not SWRESET type we still want to write zero

 * to it when changing type. Bit zero is 'SWRESET' trigger bit and if we

 * write 1 to it we will trigger the action. So always write 0 to it when

 * changning SWRESET action - no matter what we read from it.

 */

#define BD71837_SWRESET_TYPE_MASK	7

#define BD71837_SWRESET_TYPE_DISABLED	0

#define BD71837_SWRESET_TYPE_COLD	4

#define BD71837_SWRESET_TYPE_WARM	6



#define BD71837_SWRESET_RESET_MASK	1

#define BD71837_SWRESET_RESET		1



/* Poweroff state transition conditions */



#define BD718XX_ON_REQ_POWEROFF_MASK	1

#define BD718XX_SWRESET_POWEROFF_MASK	2

#define BD718XX_WDOG_POWEROFF_MASK	4

#define BD718XX_KEY_L_POWEROFF_MASK	8



#define BD718XX_POWOFF_TO_SNVS	0

#define BD718XX_POWOFF_TO_RDY	0xF



#define BD718XX_POWOFF_TIME_MASK 0xF0

enum {

	BD718XX_POWOFF_TIME_5MS = 0,

	BD718XX_POWOFF_TIME_10MS,

	BD718XX_POWOFF_TIME_15MS,

	BD718XX_POWOFF_TIME_20MS,

	BD718XX_POWOFF_TIME_25MS,

	BD718XX_POWOFF_TIME_30MS,

	BD718XX_POWOFF_TIME_35MS,

	BD718XX_POWOFF_TIME_40MS,

	BD718XX_POWOFF_TIME_45MS,

	BD718XX_POWOFF_TIME_50MS,

	BD718XX_POWOFF_TIME_75MS,

	BD718XX_POWOFF_TIME_100MS,

	BD718XX_POWOFF_TIME_250MS,

	BD718XX_POWOFF_TIME_500MS,

	BD718XX_POWOFF_TIME_750MS,

	BD718XX_POWOFF_TIME_1500MS

};



/* Poweron sequence state transition conditions */

#define BD718XX_RDY_TO_SNVS_MASK 0xF

#define BD718XX_SNVS_TO_RUN_MASK 0xF0



#define BD718XX_PWR_TRIG_KEY_L		1

#define BD718XX_PWR_TRIG_KEY_S		2

#define BD718XX_PWR_TRIG_PMIC_ON	4

#define BD718XX_PWR_TRIG_VSYS_UVLO	8

#define BD718XX_RDY_TO_SNVS_SIFT	0

#define BD718XX_SNVS_TO_RUN_SIFT	4



#define BD718XX_PWRBTN_PRESS_DURATION_MASK 0xF



/* Timeout value for detecting short press */

enum {

	BD718XX_PWRBTN_SHORT_PRESS_10MS = 0,

	BD718XX_PWRBTN_SHORT_PRESS_500MS,

	BD718XX_PWRBTN_SHORT_PRESS_1000MS,

	BD718XX_PWRBTN_SHORT_PRESS_1500MS,

	BD718XX_PWRBTN_SHORT_PRESS_2000MS,

	BD718XX_PWRBTN_SHORT_PRESS_2500MS,

	BD718XX_PWRBTN_SHORT_PRESS_3000MS,

	BD718XX_PWRBTN_SHORT_PRESS_3500MS,

	BD718XX_PWRBTN_SHORT_PRESS_4000MS,

	BD718XX_PWRBTN_SHORT_PRESS_4500MS,

	BD718XX_PWRBTN_SHORT_PRESS_5000MS,

	BD718XX_PWRBTN_SHORT_PRESS_5500MS,

	BD718XX_PWRBTN_SHORT_PRESS_6000MS,

	BD718XX_PWRBTN_SHORT_PRESS_6500MS,

	BD718XX_PWRBTN_SHORT_PRESS_7000MS,

	BD718XX_PWRBTN_SHORT_PRESS_7500MS

};



/* Timeout value for detecting LONG press */

enum {

	BD718XX_PWRBTN_LONG_PRESS_10MS = 0,

	BD718XX_PWRBTN_LONG_PRESS_1S,

	BD718XX_PWRBTN_LONG_PRESS_2S,

	BD718XX_PWRBTN_LONG_PRESS_3S,

	BD718XX_PWRBTN_LONG_PRESS_4S,

	BD718XX_PWRBTN_LONG_PRESS_5S,

	BD718XX_PWRBTN_LONG_PRESS_6S,

	BD718XX_PWRBTN_LONG_PRESS_7S,

	BD718XX_PWRBTN_LONG_PRESS_8S,

	BD718XX_PWRBTN_LONG_PRESS_9S,

	BD718XX_PWRBTN_LONG_PRESS_10S,

	BD718XX_PWRBTN_LONG_PRESS_11S,

	BD718XX_PWRBTN_LONG_PRESS_12S,

	BD718XX_PWRBTN_LONG_PRESS_13S,

	BD718XX_PWRBTN_LONG_PRESS_14S,

	BD718XX_PWRBTN_LONG_PRESS_15S

};



struct bd71837_pmic;

struct bd71837_clk;



struct bd71837 {

	struct device *dev;

	struct regmap *regmap;

	unsigned long int id;



	int chip_irq;

	struct regmap_irq_chip_data *irq_data;



	struct bd71837_pmic *pmic;

	struct bd71837_clk *clk;

};



#endif /* __LINUX_MFD_BD71837_H__ */

CRA Git | Maintained and supported by SUSTech CRA and CCSE