Commit 2e7cbbbc authored by Alex Deucher's avatar Alex Deucher
Browse files

drm/amdgpu/powerplay/smu7: use proper dep table for mclk 



For mclk od, use the vdd dependency on mclk table.  Looks
like a cut and paste typo.

Reviewed-by: default avatarRex <Zhu&lt;rezhu@amd.com>
Signed-off-by: default avatarAlex Deucher <alexander.deucher@amd.com>
parent 585b7f16

drivers/gpu/drm/amd/powerplay/smumgr/fiji_smumgr.c

+1 −1
Original line number Diff line number Diff line
@@ -1205,7 +1205,7 @@ static int fiji_populate_single_memory_level(struct pp_hwmgr *hwmgr, 
	phm_ppt_v1_clock_voltage_dependency_table *vdd_dep_table = NULL;



	if (hwmgr->od_enabled)

		vdd_dep_table = (phm_ppt_v1_clock_voltage_dependency_table *)&data->odn_dpm_table.vdd_dependency_on_sclk;

		vdd_dep_table = (phm_ppt_v1_clock_voltage_dependency_table *)&data->odn_dpm_table.vdd_dependency_on_mclk;

	else

		vdd_dep_table = table_info->vdd_dep_on_mclk;

drivers/gpu/drm/amd/powerplay/smumgr/polaris10_smumgr.c

+1 −1
Original line number Diff line number Diff line
@@ -1112,7 +1112,7 @@ static int polaris10_populate_single_memory_level(struct pp_hwmgr *hwmgr, 
	cgs_get_active_displays_info(hwmgr->device, &info);



	if (hwmgr->od_enabled)

		vdd_dep_table = (phm_ppt_v1_clock_voltage_dependency_table *)&data->odn_dpm_table.vdd_dependency_on_sclk;

		vdd_dep_table = (phm_ppt_v1_clock_voltage_dependency_table *)&data->odn_dpm_table.vdd_dependency_on_mclk;

	else

		vdd_dep_table = table_info->vdd_dep_on_mclk;

drivers/gpu/drm/amd/powerplay/smumgr/tonga_smumgr.c

+1 −1
Original line number Diff line number Diff line
@@ -969,7 +969,7 @@ static int tonga_populate_single_memory_level( 
	phm_ppt_v1_clock_voltage_dependency_table *vdd_dep_table = NULL;



	if (hwmgr->od_enabled)

		vdd_dep_table = (phm_ppt_v1_clock_voltage_dependency_table *)&data->odn_dpm_table.vdd_dependency_on_sclk;

		vdd_dep_table = (phm_ppt_v1_clock_voltage_dependency_table *)&data->odn_dpm_table.vdd_dependency_on_mclk;

	else

		vdd_dep_table = pptable_info->vdd_dep_on_mclk;

CRA Git | Maintained and supported by SUSTech CRA and CCSE