Commit 2e27437a authored by Kukjin Kim's avatar Kukjin Kim
Browse files

ARM: SAMSUNG: no need to set the value for clk_xusbxti when it is 24Mhz 



Since clk_xusbxti.rate is 24Mhz as a default,
so we don't need to set that when it is 24Mhz.

Signed-off-by: default avatarKukjin Kim <kgene.kim@samsung.com>
parent 23c7301d

arch/arm/mach-exynos/mach-nuri.c

+1 −2
Original line number Original line Diff line number Diff line
@@ -1342,9 +1342,8 @@ static struct platform_device *nuri_devices[] __initdata = { 




static void __init nuri_map_io(void)

static void __init nuri_map_io(void)

{

{

	clk_xusbxti.rate = 24000000;

	exynos_init_io(NULL, 0);

	exynos_init_io(NULL, 0);

	s3c24xx_init_clocks(24000000);

	s3c24xx_init_clocks(clk_xusbxti.rate);

	s3c24xx_init_uarts(nuri_uartcfgs, ARRAY_SIZE(nuri_uartcfgs));

	s3c24xx_init_uarts(nuri_uartcfgs, ARRAY_SIZE(nuri_uartcfgs));

}

}

arch/arm/mach-exynos/mach-origen.c

+1 −2
Original line number Original line Diff line number Diff line
@@ -717,7 +717,7 @@ static void s5p_tv_setup(void) 
static void __init origen_map_io(void)

static void __init origen_map_io(void)

{

{

	exynos_init_io(NULL, 0);

	exynos_init_io(NULL, 0);

	s3c24xx_init_clocks(24000000);

	s3c24xx_init_clocks(clk_xusbxti.rate);

	s3c24xx_init_uarts(origen_uartcfgs, ARRAY_SIZE(origen_uartcfgs));

	s3c24xx_init_uarts(origen_uartcfgs, ARRAY_SIZE(origen_uartcfgs));

}

}
@@ -750,7 +750,6 @@ static void __init origen_machine_init(void) 
	origen_ehci_init();

	origen_ehci_init();

	origen_ohci_init();

	origen_ohci_init();

	s3c_hsotg_set_platdata(&origen_hsotg_pdata);

	s3c_hsotg_set_platdata(&origen_hsotg_pdata);

	clk_xusbxti.rate = 24000000;





	s5p_tv_setup();

	s5p_tv_setup();

	s5p_i2c_hdmiphy_set_platdata(NULL);

	s5p_i2c_hdmiphy_set_platdata(NULL);

arch/arm/mach-exynos/mach-smdk4x12.c

+0 −2
Original line number Original line Diff line number Diff line
@@ -295,8 +295,6 @@ static struct platform_device *smdk4x12_devices[] __initdata = { 




static void __init smdk4x12_map_io(void)

static void __init smdk4x12_map_io(void)

{

{

	clk_xusbxti.rate = 24000000;



	exynos_init_io(NULL, 0);

	exynos_init_io(NULL, 0);

	s3c24xx_init_clocks(clk_xusbxti.rate);

	s3c24xx_init_clocks(clk_xusbxti.rate);

	s3c24xx_init_uarts(smdk4x12_uartcfgs, ARRAY_SIZE(smdk4x12_uartcfgs));

	s3c24xx_init_uarts(smdk4x12_uartcfgs, ARRAY_SIZE(smdk4x12_uartcfgs));

arch/arm/mach-exynos/mach-smdkv310.c

+1 −2
Original line number Original line Diff line number Diff line
@@ -366,7 +366,7 @@ static void s5p_tv_setup(void) 
static void __init smdkv310_map_io(void)

static void __init smdkv310_map_io(void)

{

{

	exynos_init_io(NULL, 0);

	exynos_init_io(NULL, 0);

	s3c24xx_init_clocks(24000000);

	s3c24xx_init_clocks(clk_xusbxti.rate);

	s3c24xx_init_uarts(smdkv310_uartcfgs, ARRAY_SIZE(smdkv310_uartcfgs));

	s3c24xx_init_uarts(smdkv310_uartcfgs, ARRAY_SIZE(smdkv310_uartcfgs));

}

}
@@ -403,7 +403,6 @@ static void __init smdkv310_machine_init(void) 
	smdkv310_ehci_init();

	smdkv310_ehci_init();

	smdkv310_ohci_init();

	smdkv310_ohci_init();

	s3c_hsotg_set_platdata(&smdkv310_hsotg_pdata);

	s3c_hsotg_set_platdata(&smdkv310_hsotg_pdata);

	clk_xusbxti.rate = 24000000;





	platform_add_devices(smdkv310_devices, ARRAY_SIZE(smdkv310_devices));

	platform_add_devices(smdkv310_devices, ARRAY_SIZE(smdkv310_devices));

}

}

arch/arm/mach-exynos/mach-universal_c210.c

+1 −2
Original line number Original line Diff line number Diff line
@@ -1100,9 +1100,8 @@ static struct platform_device *universal_devices[] __initdata = { 




static void __init universal_map_io(void)

static void __init universal_map_io(void)

{

{

	clk_xusbxti.rate = 24000000;

	exynos_init_io(NULL, 0);

	exynos_init_io(NULL, 0);

	s3c24xx_init_clocks(24000000);

	s3c24xx_init_clocks(clk_xusbxti.rate);

	s3c24xx_init_uarts(universal_uartcfgs, ARRAY_SIZE(universal_uartcfgs));

	s3c24xx_init_uarts(universal_uartcfgs, ARRAY_SIZE(universal_uartcfgs));

	s5p_set_timer_source(S5P_PWM2, S5P_PWM4);

	s5p_set_timer_source(S5P_PWM2, S5P_PWM4);

}

}

CRA Git | Maintained and supported by SUSTech CRA and CCSE