Commit 2cd452d1 authored by Sergei Shtylyov's avatar Sergei Shtylyov Committed by Simon Horman
Browse files

ARM: dts: blanche: add SCIF0/3 pins 



Add the (previously omitted) SCIF0/3 pin data to the Blanche board's
device tree.

Signed-off-by: default avatarSergei Shtylyov <sergei.shtylyov@cogentembedded.com>
Reviewed-by: default avatarGeert Uytterhoeven <geert+renesas@glider.be>
Signed-off-by: default avatarSimon Horman <horms+renesas@verge.net.au>
parent 02183a52

arch/arm/boot/dts/r8a7792-blanche.dts

+18 −0
Original line number Diff line number Diff line
@@ -57,10 +57,28 @@ 
	clock-frequency = <20000000>;

};



&pfc {

	scif0_pins: scif0 {

		groups = "scif0_data";

		function = "scif0";

	};



	scif3_pins: scif3 {

		groups = "scif3_data";

		function = "scif3";

	};

};



&scif0 {

	pinctrl-0 = <&scif0_pins>;

	pinctrl-names = "default";



	status = "okay";

};



&scif3 {

	pinctrl-0 = <&scif3_pins>;

	pinctrl-names = "default";



	status = "okay";

};

CRA Git | Maintained and supported by SUSTech CRA and CCSE