+6
−0
+1
−0
drivers/mfd/atmel-hlcdc.c
0 → 100644
+122
−0
include/linux/mfd/atmel-hlcdc.h
0 → 100644
+85
−0
Loading
Gitlab 现已全面支持 git over ssh 与 git over https。通过 HTTPS 访问请配置带有 read_repository / write_repository 权限的 Personal access token。通过 SSH 端口访问请使用 22 端口或 13389 端口。如果使用CAS注册了账户但不知道密码,可以自行至设置中更改;如有其他问题,请发邮件至 service@cra.moe 寻求协助。
The HLCDC IP available on some Atmel SoCs (i.e. at91sam9n12, at91sam9x5 family or sama5d3 family) exposes 2 subdevices: - a display controller (controlled by a DRM driver) - a PWM chip The MFD device provides a regmap and several clocks (those connected to this hardware block) to its subdevices. This way concurrent accesses to the iomem range are handled by the regmap framework, and each subdevice can safely access HLCDC registers. Signed-off-by:Boris Brezillon <boris.brezillon@free-electrons.com> Tested-by:
Anthony Harivel <anthony.harivel@emtrion.de> Tested-by:
Ludovic Desroches <ludovic.desroches@atmel.com> Signed-off-by:
Lee Jones <lee.jones@linaro.org>
CRA Git | Maintained and supported by SUSTech CRA and CCSE