Commit 2c130695 authored by Jerome Brunet's avatar Jerome Brunet Committed by Kevin Hilman
Browse files

arm64: dts: meson-axg: enable SCPI 



Enable SCPI on the axg platform, with cpu clock and hwmon
(core temperature) support

Signed-off-by: default avatarJerome Brunet <jbrunet@baylibre.com>
Reviewed-by: default avatarNeil Armstrong <narmstrong@baylibre.com>
Signed-off-by: default avatarKevin Hilman <khilman@baylibre.com>
parent ef29fcc3

arch/arm64/boot/dts/amlogic/meson-axg.dtsi

+26 −0
Original line number Diff line number Diff line
@@ -79,6 +79,7 @@ 
			reg = <0x0 0x0>;

			enable-method = "psci";

			next-level-cache = <&l2>;

			clocks = <&scpi_dvfs 0>;

		};



		cpu1: cpu@1 {
@@ -87,6 +88,7 @@ 
			reg = <0x0 0x1>;

			enable-method = "psci";

			next-level-cache = <&l2>;

			clocks = <&scpi_dvfs 0>;

		};



		cpu2: cpu@2 {
@@ -95,6 +97,7 @@ 
			reg = <0x0 0x2>;

			enable-method = "psci";

			next-level-cache = <&l2>;

			clocks = <&scpi_dvfs 0>;

		};



		cpu3: cpu@3 {
@@ -103,6 +106,7 @@ 
			reg = <0x0 0x3>;

			enable-method = "psci";

			next-level-cache = <&l2>;

			clocks = <&scpi_dvfs 0>;

		};



		l2: l2-cache0 {
@@ -137,6 +141,28 @@ 
		};

	};



	scpi {

		compatible = "arm,scpi-pre-1.0";

		mboxes = <&mailbox 1 &mailbox 2>;

		shmem = <&cpu_scp_lpri &cpu_scp_hpri>;



		scpi_clocks: clocks {

			compatible = "arm,scpi-clocks";



			scpi_dvfs: clock-controller {

				compatible = "arm,scpi-dvfs-clocks";

				#clock-cells = <1>;

				clock-indices = <0>;

				clock-output-names = "vcpu";

			};

		};



		scpi_sensors: sensors {

			compatible = "amlogic,meson-gxbb-scpi-sensors";

			#thermal-sensor-cells = <1>;

		};

	};



	soc {

		compatible = "simple-bus";

		#address-cells = <2>;

CRA Git | Maintained and supported by SUSTech CRA and CCSE