Commit 2b17939d authored by Dmitry Rezvanov's avatar Dmitry Rezvanov Committed by Alexandre Belloni
Browse files

ARM: dts: at91: at91sam9g45: add AC97 



AT91SAM9G45 has an AC97 controller, but it is not described in the dts
file.
This patch adds AC97 node in device tree.

Signed-off-by: default avatarDmitry Rezvanov <dmitry.rezvanov@yandex.ru>
Signed-off-by: default avatarAlexandre Belloni <alexandre.belloni@free-electrons.com>
parent b133ca7a

arch/arm/boot/dts/at91sam9g45.dtsi

+21 −0
Original line number Diff line number Diff line
@@ -455,6 +455,16 @@ 
				      >;



				/* shared pinctrl settings */

				ac97 {

					pinctrl_ac97: ac97-0 {

						atmel,pins =

							<AT91_PIOD 6 AT91_PERIPH_A AT91_PINCTRL_NONE	/* AC97RX */

							 AT91_PIOD 7 AT91_PERIPH_A AT91_PINCTRL_NONE	/* AC97TX */

							 AT91_PIOD 8 AT91_PERIPH_A AT91_PINCTRL_NONE	/* AC97FS */

							 AT91_PIOD 9 AT91_PERIPH_A AT91_PINCTRL_NONE>;	/* AC97CK */

					};

				};



				adc0 {

					pinctrl_adc0_adtrg: adc0_adtrg {

						atmel,pins = <AT91_PIOD 28 AT91_PERIPH_A AT91_PINCTRL_NONE>;
@@ -1043,6 +1053,17 @@ 
				status = "disabled";

			};



			ac97: sound@fffac000 {

				compatible = "atmel,at91sam9263-ac97c";

				reg = <0xfffac000 0x4000>;

				interrupts = <24 IRQ_TYPE_LEVEL_HIGH 4>;

				pinctrl-names = "default";

				pinctrl-0 = <&pinctrl_ac97>;

				clocks = <&ac97_clk>;

				clock-names = "ac97_clk";

				status = "disabled";

			};



			adc0: adc@fffb0000 {

				#address-cells = <1>;

				#size-cells = <0>;

arch/arm/boot/dts/at91sam9m10g45ek.dts

+4 −0
Original line number Diff line number Diff line
@@ -166,6 +166,10 @@ 
				status = "okay";

			};



			ac97: sound@fffac000 {

				status = "okay";

			};



			adc0: adc@fffb0000 {

				pinctrl-names = "default";

				pinctrl-0 = <

CRA Git | Maintained and supported by SUSTech CRA and CCSE