Commit 2aaae13a authored by Alexandre Torgue's avatar Alexandre Torgue
Browse files

ARM: dts: stm32: use right pinctrl compatible for stm32f469 



Currently, same stm32f429-pinctrl driver is used for stm32f429 and
stm32f469. As pin map is different between those 2 MCUs,
a stm32f469-pinctrl driver has been recently added.
This patch
 -allows to use stm32f469-pinctrl driver for stm32f469 boards
 -reworks stm32 devicetree files to fit with stm32f429 / stm32f469

In the same time it fixes an issue when only MACH_STM32F469 flag is
selected in menuconfig.

Fixes: d28bcd53 ("ARM: stm32: Introduce MACH_STM32F469 flag")
Reported-by: default avatarNicolas Pitre <nicolas.pitre@linaro.org>
Signed-off-by: default avatarAlexandre Torgue <alexandre.torgue@st.com>
parent 4edd8121

arch/arm/boot/dts/stm32429i-eval.dts

+1 −0
Original line number Diff line number Diff line
@@ -47,6 +47,7 @@ 


/dts-v1/;

#include "stm32f429.dtsi"

#include "stm32f429-pinctrl.dtsi"

#include <dt-bindings/input/input.h>

#include <dt-bindings/gpio/gpio.h>

arch/arm/boot/dts/stm32f4-pinctrl.dtsi

0 → 100644
+343 −0
Original line number Diff line number Diff line 
/*

 * Copyright 2017 - Alexandre Torgue <alexandre.torgue@st.com>

 *

 * This file is dual-licensed: you can use it either under the terms

 * of the GPL or the X11 license, at your option. Note that this dual

 * licensing only applies to this file, and not this project as a

 * whole.

 *

 *  a) This file is free software; you can redistribute it and/or

 *     modify it under the terms of the GNU General Public License as

 *     published by the Free Software Foundation; either version 2 of the

 *     License, or (at your option) any later version.

 *

 *     This file is distributed in the hope that it will be useful,

 *     but WITHOUT ANY WARRANTY; without even the implied warranty of

 *     MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the

 *     GNU General Public License for more details.

 *

 * Or, alternatively,

 *

 *  b) Permission is hereby granted, free of charge, to any person

 *     obtaining a copy of this software and associated documentation

 *     files (the "Software"), to deal in the Software without

 *     restriction, including without limitation the rights to use,

 *     copy, modify, merge, publish, distribute, sublicense, and/or

 *     sell copies of the Software, and to permit persons to whom the

 *     Software is furnished to do so, subject to the following

 *     conditions:

 *

 *     The above copyright notice and this permission notice shall be

 *     included in all copies or substantial portions of the Software.

 *

 *     THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,

 *     EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES

 *     OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND

 *     NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT

 *     HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,

 *     WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING

 *     FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR

 *     OTHER DEALINGS IN THE SOFTWARE.

 */



#include <dt-bindings/pinctrl/stm32f429-pinfunc.h>

#include <dt-bindings/mfd/stm32f4-rcc.h>



/ {

	soc {

		pinctrl: pin-controller {

			#address-cells = <1>;

			#size-cells = <1>;

			ranges = <0 0x40020000 0x3000>;

			interrupt-parent = <&exti>;

			st,syscfg = <&syscfg 0x8>;

			pins-are-numbered;



			gpioa: gpio@40020000 {

				gpio-controller;

				#gpio-cells = <2>;

				interrupt-controller;

				#interrupt-cells = <2>;

				reg = <0x0 0x400>;

				clocks = <&rcc 0 STM32F4_AHB1_CLOCK(GPIOA)>;

				st,bank-name = "GPIOA";

			};



			gpiob: gpio@40020400 {

				gpio-controller;

				#gpio-cells = <2>;

				interrupt-controller;

				#interrupt-cells = <2>;

				reg = <0x400 0x400>;

				clocks = <&rcc 0 STM32F4_AHB1_CLOCK(GPIOB)>;

				st,bank-name = "GPIOB";

			};



			gpioc: gpio@40020800 {

				gpio-controller;

				#gpio-cells = <2>;

				interrupt-controller;

				#interrupt-cells = <2>;

				reg = <0x800 0x400>;

				clocks = <&rcc 0 STM32F4_AHB1_CLOCK(GPIOC)>;

				st,bank-name = "GPIOC";

			};



			gpiod: gpio@40020c00 {

				gpio-controller;

				#gpio-cells = <2>;

				interrupt-controller;

				#interrupt-cells = <2>;

				reg = <0xc00 0x400>;

				clocks = <&rcc 0 STM32F4_AHB1_CLOCK(GPIOD)>;

				st,bank-name = "GPIOD";

			};



			gpioe: gpio@40021000 {

				gpio-controller;

				#gpio-cells = <2>;

				interrupt-controller;

				#interrupt-cells = <2>;

				reg = <0x1000 0x400>;

				clocks = <&rcc 0 STM32F4_AHB1_CLOCK(GPIOE)>;

				st,bank-name = "GPIOE";

			};



			gpiof: gpio@40021400 {

				gpio-controller;

				#gpio-cells = <2>;

				interrupt-controller;

				#interrupt-cells = <2>;

				reg = <0x1400 0x400>;

				clocks = <&rcc 0 STM32F4_AHB1_CLOCK(GPIOF)>;

				st,bank-name = "GPIOF";

			};



			gpiog: gpio@40021800 {

				gpio-controller;

				#gpio-cells = <2>;

				interrupt-controller;

				#interrupt-cells = <2>;

				reg = <0x1800 0x400>;

				clocks = <&rcc 0 STM32F4_AHB1_CLOCK(GPIOG)>;

				st,bank-name = "GPIOG";

			};



			gpioh: gpio@40021c00 {

				gpio-controller;

				#gpio-cells = <2>;

				interrupt-controller;

				#interrupt-cells = <2>;

				reg = <0x1c00 0x400>;

				clocks = <&rcc 0 STM32F4_AHB1_CLOCK(GPIOH)>;

				st,bank-name = "GPIOH";

			};



			gpioi: gpio@40022000 {

				gpio-controller;

				#gpio-cells = <2>;

				interrupt-controller;

				#interrupt-cells = <2>;

				reg = <0x2000 0x400>;

				clocks = <&rcc 0 STM32F4_AHB1_CLOCK(GPIOI)>;

				st,bank-name = "GPIOI";

			};



			gpioj: gpio@40022400 {

				gpio-controller;

				#gpio-cells = <2>;

				interrupt-controller;

				#interrupt-cells = <2>;

				reg = <0x2400 0x400>;

				clocks = <&rcc 0 STM32F4_AHB1_CLOCK(GPIOJ)>;

				st,bank-name = "GPIOJ";

			};



			gpiok: gpio@40022800 {

				gpio-controller;

				#gpio-cells = <2>;

				interrupt-controller;

				#interrupt-cells = <2>;

				reg = <0x2800 0x400>;

				clocks = <&rcc 0 STM32F4_AHB1_CLOCK(GPIOK)>;

				st,bank-name = "GPIOK";

			};



			usart1_pins_a: usart1@0 {

				pins1 {

					pinmux = <STM32F429_PA9_FUNC_USART1_TX>;

					bias-disable;

					drive-push-pull;

					slew-rate = <0>;

				};

				pins2 {

					pinmux = <STM32F429_PA10_FUNC_USART1_RX>;

					bias-disable;

				};

			};



			usart3_pins_a: usart3@0 {

				pins1 {

					pinmux = <STM32F429_PB10_FUNC_USART3_TX>;

					bias-disable;

					drive-push-pull;

					slew-rate = <0>;

				};

				pins2 {

					pinmux = <STM32F429_PB11_FUNC_USART3_RX>;

					bias-disable;

				};

			};



			usbotg_fs_pins_a: usbotg_fs@0 {

				pins {

					pinmux = <STM32F429_PA10_FUNC_OTG_FS_ID>,

						 <STM32F429_PA11_FUNC_OTG_FS_DM>,

						 <STM32F429_PA12_FUNC_OTG_FS_DP>;

					bias-disable;

					drive-push-pull;

					slew-rate = <2>;

				};

			};



			usbotg_fs_pins_b: usbotg_fs@1 {

				pins {

					pinmux = <STM32F429_PB12_FUNC_OTG_HS_ID>,

						 <STM32F429_PB14_FUNC_OTG_HS_DM>,

						 <STM32F429_PB15_FUNC_OTG_HS_DP>;

					bias-disable;

					drive-push-pull;

					slew-rate = <2>;

				};

			};



			usbotg_hs_pins_a: usbotg_hs@0 {

				pins {

					pinmux = <STM32F429_PH4_FUNC_OTG_HS_ULPI_NXT>,

						 <STM32F429_PI11_FUNC_OTG_HS_ULPI_DIR>,

						 <STM32F429_PC0_FUNC_OTG_HS_ULPI_STP>,

						 <STM32F429_PA5_FUNC_OTG_HS_ULPI_CK>,

						 <STM32F429_PA3_FUNC_OTG_HS_ULPI_D0>,

						 <STM32F429_PB0_FUNC_OTG_HS_ULPI_D1>,

						 <STM32F429_PB1_FUNC_OTG_HS_ULPI_D2>,

						 <STM32F429_PB10_FUNC_OTG_HS_ULPI_D3>,

						 <STM32F429_PB11_FUNC_OTG_HS_ULPI_D4>,

						 <STM32F429_PB12_FUNC_OTG_HS_ULPI_D5>,

						 <STM32F429_PB13_FUNC_OTG_HS_ULPI_D6>,

						 <STM32F429_PB5_FUNC_OTG_HS_ULPI_D7>;

					bias-disable;

					drive-push-pull;

					slew-rate = <2>;

				};

			};



			ethernet_mii: mii@0 {

				pins {

					pinmux = <STM32F429_PG13_FUNC_ETH_MII_TXD0_ETH_RMII_TXD0>,

						 <STM32F429_PG14_FUNC_ETH_MII_TXD1_ETH_RMII_TXD1>,

						 <STM32F429_PC2_FUNC_ETH_MII_TXD2>,

						 <STM32F429_PB8_FUNC_ETH_MII_TXD3>,

						 <STM32F429_PC3_FUNC_ETH_MII_TX_CLK>,

						 <STM32F429_PG11_FUNC_ETH_MII_TX_EN_ETH_RMII_TX_EN>,

						 <STM32F429_PA2_FUNC_ETH_MDIO>,

						 <STM32F429_PC1_FUNC_ETH_MDC>,

						 <STM32F429_PA1_FUNC_ETH_MII_RX_CLK_ETH_RMII_REF_CLK>,

						 <STM32F429_PA7_FUNC_ETH_MII_RX_DV_ETH_RMII_CRS_DV>,

						 <STM32F429_PC4_FUNC_ETH_MII_RXD0_ETH_RMII_RXD0>,

						 <STM32F429_PC5_FUNC_ETH_MII_RXD1_ETH_RMII_RXD1>,

						 <STM32F429_PH6_FUNC_ETH_MII_RXD2>,

						 <STM32F429_PH7_FUNC_ETH_MII_RXD3>;

					slew-rate = <2>;

				};

			};



			adc3_in8_pin: adc@200 {

				pins {

					pinmux = <STM32F429_PF10_FUNC_ANALOG>;

				};

			};



			pwm1_pins: pwm@1 {

				pins {

					pinmux = <STM32F429_PA8_FUNC_TIM1_CH1>,

						 <STM32F429_PB13_FUNC_TIM1_CH1N>,

						 <STM32F429_PB12_FUNC_TIM1_BKIN>;

				};

			};



			pwm3_pins: pwm@3 {

				pins {

					pinmux = <STM32F429_PB4_FUNC_TIM3_CH1>,

						 <STM32F429_PB5_FUNC_TIM3_CH2>;

				};

			};



			i2c1_pins: i2c1@0 {

				pins {

					pinmux = <STM32F429_PB9_FUNC_I2C1_SDA>,

						 <STM32F429_PB6_FUNC_I2C1_SCL>;

					bias-disable;

					drive-open-drain;

					slew-rate = <3>;

				};

			};



			ltdc_pins: ltdc@0 {

				pins {

					pinmux = <STM32F429_PI12_FUNC_LCD_HSYNC>,

						 <STM32F429_PI13_FUNC_LCD_VSYNC>,

						 <STM32F429_PI14_FUNC_LCD_CLK>,

						 <STM32F429_PI15_FUNC_LCD_R0>,

						 <STM32F429_PJ0_FUNC_LCD_R1>,

						 <STM32F429_PJ1_FUNC_LCD_R2>,

						 <STM32F429_PJ2_FUNC_LCD_R3>,

						 <STM32F429_PJ3_FUNC_LCD_R4>,

						 <STM32F429_PJ4_FUNC_LCD_R5>,

						 <STM32F429_PJ5_FUNC_LCD_R6>,

						 <STM32F429_PJ6_FUNC_LCD_R7>,

						 <STM32F429_PJ7_FUNC_LCD_G0>,

						 <STM32F429_PJ8_FUNC_LCD_G1>,

						 <STM32F429_PJ9_FUNC_LCD_G2>,

						 <STM32F429_PJ10_FUNC_LCD_G3>,

						 <STM32F429_PJ11_FUNC_LCD_G4>,

						 <STM32F429_PJ12_FUNC_LCD_B0>,

						 <STM32F429_PJ13_FUNC_LCD_B1>,

						 <STM32F429_PJ14_FUNC_LCD_B2>,

						 <STM32F429_PJ15_FUNC_LCD_B3>,

						 <STM32F429_PK0_FUNC_LCD_G5>,

						 <STM32F429_PK1_FUNC_LCD_G6>,

						 <STM32F429_PK2_FUNC_LCD_G7>,

						 <STM32F429_PK3_FUNC_LCD_B4>,

						 <STM32F429_PK4_FUNC_LCD_B5>,

						 <STM32F429_PK5_FUNC_LCD_B6>,

						 <STM32F429_PK6_FUNC_LCD_B7>,

						 <STM32F429_PK7_FUNC_LCD_DE>;

					slew-rate = <2>;

				};

			};



			dcmi_pins: dcmi@0 {

				pins {

					pinmux = <STM32F429_PA4_FUNC_DCMI_HSYNC>,

						 <STM32F429_PB7_FUNC_DCMI_VSYNC>,

						 <STM32F429_PA6_FUNC_DCMI_PIXCLK>,

						 <STM32F429_PC6_FUNC_DCMI_D0>,

						 <STM32F429_PC7_FUNC_DCMI_D1>,

						 <STM32F429_PC8_FUNC_DCMI_D2>,

						 <STM32F429_PC9_FUNC_DCMI_D3>,

						 <STM32F429_PC11_FUNC_DCMI_D4>,

						 <STM32F429_PD3_FUNC_DCMI_D5>,

						 <STM32F429_PB8_FUNC_DCMI_D6>,

						 <STM32F429_PE6_FUNC_DCMI_D7>,

						 <STM32F429_PC10_FUNC_DCMI_D8>,

						 <STM32F429_PC12_FUNC_DCMI_D9>,

						 <STM32F429_PD6_FUNC_DCMI_D10>,

						 <STM32F429_PD2_FUNC_DCMI_D11>;

					bias-disable;

					drive-push-pull;

					slew-rate = <3>;

				};

			};

		};

	};

};

arch/arm/boot/dts/stm32f429-disco.dts

+1 −0
Original line number Diff line number Diff line
@@ -47,6 +47,7 @@ 


/dts-v1/;

#include "stm32f429.dtsi"

#include "stm32f429-pinctrl.dtsi"

#include <dt-bindings/input/input.h>



/ {

arch/arm/boot/dts/stm32f429-pinctrl.dtsi

0 → 100644
+95 −0
Original line number Diff line number Diff line 
/*

 * Copyright 2017 - Alexandre Torgue <alexandre.torgue@st.com>

 *

 * This file is dual-licensed: you can use it either under the terms

 * of the GPL or the X11 license, at your option. Note that this dual

 * licensing only applies to this file, and not this project as a

 * whole.

 *

 *  a) This file is free software; you can redistribute it and/or

 *     modify it under the terms of the GNU General Public License as

 *     published by the Free Software Foundation; either version 2 of the

 *     License, or (at your option) any later version.

 *

 *     This file is distributed in the hope that it will be useful,

 *     but WITHOUT ANY WARRANTY; without even the implied warranty of

 *     MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the

 *     GNU General Public License for more details.

 *

 * Or, alternatively,

 *

 *  b) Permission is hereby granted, free of charge, to any person

 *     obtaining a copy of this software and associated documentation

 *     files (the "Software"), to deal in the Software without

 *     restriction, including without limitation the rights to use,

 *     copy, modify, merge, publish, distribute, sublicense, and/or

 *     sell copies of the Software, and to permit persons to whom the

 *     Software is furnished to do so, subject to the following

 *     conditions:

 *

 *     The above copyright notice and this permission notice shall be

 *     included in all copies or substantial portions of the Software.

 *

 *     THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,

 *     EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES

 *     OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND

 *     NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT

 *     HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,

 *     WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING

 *     FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR

 *     OTHER DEALINGS IN THE SOFTWARE.

 */



#include "stm32f4-pinctrl.dtsi"



/ {

	soc {

		pinctrl: pin-controller {

			compatible = "st,stm32f429-pinctrl";



			gpioa: gpio@40020000 {

				gpio-ranges = <&pinctrl 0 0 16>;

			};



			gpiob: gpio@40020400 {

				gpio-ranges = <&pinctrl 0 16 16>;

			};



			gpioc: gpio@40020800 {

				gpio-ranges = <&pinctrl 0 32 16>;

			};



			gpiod: gpio@40020c00 {

				gpio-ranges = <&pinctrl 0 48 16>;

			};



			gpioe: gpio@40021000 {

				gpio-ranges = <&pinctrl 0 64 16>;

			};



			gpiof: gpio@40021400 {

				gpio-ranges = <&pinctrl 0 80 16>;

			};



			gpiog: gpio@40021800 {

				gpio-ranges = <&pinctrl 0 96 16>;

			};



			gpioh: gpio@40021c00 {

				gpio-ranges = <&pinctrl 0 112 16>;

			};



			gpioi: gpio@40022000 {

				gpio-ranges = <&pinctrl 0 128 16>;

			};



			gpioj: gpio@40022400 {

				gpio-ranges = <&pinctrl 0 144 16>;

			};



			gpiok: gpio@40022800 {

				gpio-ranges = <&pinctrl 0 160 8>;

			};

		};

	};

};

arch/arm/boot/dts/stm32f429.dtsi

+0 −297
Original line number Diff line number Diff line
@@ -47,7 +47,6 @@ 


#include "skeleton.dtsi"

#include "armv7-m.dtsi"

#include <dt-bindings/pinctrl/stm32f429-pinfunc.h>

#include <dt-bindings/clock/stm32fx-clock.h>

#include <dt-bindings/mfd/stm32f4-rcc.h>
@@ -591,302 +590,6 @@ 
			status = "disabled";

		};



		pinctrl: pin-controller {

			#address-cells = <1>;

			#size-cells = <1>;

			compatible = "st,stm32f429-pinctrl";

			ranges = <0 0x40020000 0x3000>;

			interrupt-parent = <&exti>;

			st,syscfg = <&syscfg 0x8>;

			pins-are-numbered;



			gpioa: gpio@40020000 {

				gpio-controller;

				#gpio-cells = <2>;

				interrupt-controller;

				#interrupt-cells = <2>;

				reg = <0x0 0x400>;

				clocks = <&rcc 0 STM32F4_AHB1_CLOCK(GPIOA)>;

				st,bank-name = "GPIOA";

			};



			gpiob: gpio@40020400 {

				gpio-controller;

				#gpio-cells = <2>;

				interrupt-controller;

				#interrupt-cells = <2>;

				reg = <0x400 0x400>;

				clocks = <&rcc 0 STM32F4_AHB1_CLOCK(GPIOB)>;

				st,bank-name = "GPIOB";

			};



			gpioc: gpio@40020800 {

				gpio-controller;

				#gpio-cells = <2>;

				interrupt-controller;

				#interrupt-cells = <2>;

				reg = <0x800 0x400>;

				clocks = <&rcc 0 STM32F4_AHB1_CLOCK(GPIOC)>;

				st,bank-name = "GPIOC";

			};



			gpiod: gpio@40020c00 {

				gpio-controller;

				#gpio-cells = <2>;

				interrupt-controller;

				#interrupt-cells = <2>;

				reg = <0xc00 0x400>;

				clocks = <&rcc 0 STM32F4_AHB1_CLOCK(GPIOD)>;

				st,bank-name = "GPIOD";

			};



			gpioe: gpio@40021000 {

				gpio-controller;

				#gpio-cells = <2>;

				interrupt-controller;

				#interrupt-cells = <2>;

				reg = <0x1000 0x400>;

				clocks = <&rcc 0 STM32F4_AHB1_CLOCK(GPIOE)>;

				st,bank-name = "GPIOE";

			};



			gpiof: gpio@40021400 {

				gpio-controller;

				#gpio-cells = <2>;

				interrupt-controller;

				#interrupt-cells = <2>;

				reg = <0x1400 0x400>;

				clocks = <&rcc 0 STM32F4_AHB1_CLOCK(GPIOF)>;

				st,bank-name = "GPIOF";

			};



			gpiog: gpio@40021800 {

				gpio-controller;

				#gpio-cells = <2>;

				interrupt-controller;

				#interrupt-cells = <2>;

				reg = <0x1800 0x400>;

				clocks = <&rcc 0 STM32F4_AHB1_CLOCK(GPIOG)>;

				st,bank-name = "GPIOG";

			};



			gpioh: gpio@40021c00 {

				gpio-controller;

				#gpio-cells = <2>;

				interrupt-controller;

				#interrupt-cells = <2>;

				reg = <0x1c00 0x400>;

				clocks = <&rcc 0 STM32F4_AHB1_CLOCK(GPIOH)>;

				st,bank-name = "GPIOH";

			};



			gpioi: gpio@40022000 {

				gpio-controller;

				#gpio-cells = <2>;

				interrupt-controller;

				#interrupt-cells = <2>;

				reg = <0x2000 0x400>;

				clocks = <&rcc 0 STM32F4_AHB1_CLOCK(GPIOI)>;

				st,bank-name = "GPIOI";

			};



			gpioj: gpio@40022400 {

				gpio-controller;

				#gpio-cells = <2>;

				interrupt-controller;

				#interrupt-cells = <2>;

				reg = <0x2400 0x400>;

				clocks = <&rcc 0 STM32F4_AHB1_CLOCK(GPIOJ)>;

				st,bank-name = "GPIOJ";

			};



			gpiok: gpio@40022800 {

				gpio-controller;

				#gpio-cells = <2>;

				interrupt-controller;

				#interrupt-cells = <2>;

				reg = <0x2800 0x400>;

				clocks = <&rcc 0 STM32F4_AHB1_CLOCK(GPIOK)>;

				st,bank-name = "GPIOK";

			};



			usart1_pins_a: usart1@0 {

				pins1 {

					pinmux = <STM32F429_PA9_FUNC_USART1_TX>;

					bias-disable;

					drive-push-pull;

					slew-rate = <0>;

				};

				pins2 {

					pinmux = <STM32F429_PA10_FUNC_USART1_RX>;

					bias-disable;

				};

			};



			usart3_pins_a: usart3@0 {

				pins1 {

					pinmux = <STM32F429_PB10_FUNC_USART3_TX>;

					bias-disable;

					drive-push-pull;

					slew-rate = <0>;

				};

				pins2 {

					pinmux = <STM32F429_PB11_FUNC_USART3_RX>;

					bias-disable;

				};

			};



			usbotg_fs_pins_a: usbotg_fs@0 {

				pins {

					pinmux = <STM32F429_PA10_FUNC_OTG_FS_ID>,

						 <STM32F429_PA11_FUNC_OTG_FS_DM>,

						 <STM32F429_PA12_FUNC_OTG_FS_DP>;

					bias-disable;

					drive-push-pull;

					slew-rate = <2>;

				};

			};



			usbotg_fs_pins_b: usbotg_fs@1 {

				pins {

					pinmux = <STM32F429_PB12_FUNC_OTG_HS_ID>,

						 <STM32F429_PB14_FUNC_OTG_HS_DM>,

						 <STM32F429_PB15_FUNC_OTG_HS_DP>;

					bias-disable;

					drive-push-pull;

					slew-rate = <2>;

				};

			};



			usbotg_hs_pins_a: usbotg_hs@0 {

				pins {

					pinmux = <STM32F429_PH4_FUNC_OTG_HS_ULPI_NXT>,

						 <STM32F429_PI11_FUNC_OTG_HS_ULPI_DIR>,

						 <STM32F429_PC0_FUNC_OTG_HS_ULPI_STP>,

						 <STM32F429_PA5_FUNC_OTG_HS_ULPI_CK>,

						 <STM32F429_PA3_FUNC_OTG_HS_ULPI_D0>,

						 <STM32F429_PB0_FUNC_OTG_HS_ULPI_D1>,

						 <STM32F429_PB1_FUNC_OTG_HS_ULPI_D2>,

						 <STM32F429_PB10_FUNC_OTG_HS_ULPI_D3>,

						 <STM32F429_PB11_FUNC_OTG_HS_ULPI_D4>,

						 <STM32F429_PB12_FUNC_OTG_HS_ULPI_D5>,

						 <STM32F429_PB13_FUNC_OTG_HS_ULPI_D6>,

						 <STM32F429_PB5_FUNC_OTG_HS_ULPI_D7>;

					bias-disable;

					drive-push-pull;

					slew-rate = <2>;

				};

			};



			ethernet_mii: mii@0 {

				pins {

					pinmux = <STM32F429_PG13_FUNC_ETH_MII_TXD0_ETH_RMII_TXD0>,

						 <STM32F429_PG14_FUNC_ETH_MII_TXD1_ETH_RMII_TXD1>,

						 <STM32F429_PC2_FUNC_ETH_MII_TXD2>,

						 <STM32F429_PB8_FUNC_ETH_MII_TXD3>,

						 <STM32F429_PC3_FUNC_ETH_MII_TX_CLK>,

						 <STM32F429_PG11_FUNC_ETH_MII_TX_EN_ETH_RMII_TX_EN>,

						 <STM32F429_PA2_FUNC_ETH_MDIO>,

						 <STM32F429_PC1_FUNC_ETH_MDC>,

						 <STM32F429_PA1_FUNC_ETH_MII_RX_CLK_ETH_RMII_REF_CLK>,

						 <STM32F429_PA7_FUNC_ETH_MII_RX_DV_ETH_RMII_CRS_DV>,

						 <STM32F429_PC4_FUNC_ETH_MII_RXD0_ETH_RMII_RXD0>,

						 <STM32F429_PC5_FUNC_ETH_MII_RXD1_ETH_RMII_RXD1>,

						 <STM32F429_PH6_FUNC_ETH_MII_RXD2>,

						 <STM32F429_PH7_FUNC_ETH_MII_RXD3>;

					slew-rate = <2>;

				};

			};



			adc3_in8_pin: adc@200 {

				pins {

					pinmux = <STM32F429_PF10_FUNC_ANALOG>;

				};

			};



			pwm1_pins: pwm@1 {

				pins {

					pinmux = <STM32F429_PA8_FUNC_TIM1_CH1>,

						 <STM32F429_PB13_FUNC_TIM1_CH1N>,

						 <STM32F429_PB12_FUNC_TIM1_BKIN>;

				};

			};



			pwm3_pins: pwm@3 {

				pins {

					pinmux = <STM32F429_PB4_FUNC_TIM3_CH1>,

						 <STM32F429_PB5_FUNC_TIM3_CH2>;

				};

			};



			i2c1_pins: i2c1@0 {

				pins {

					pinmux = <STM32F429_PB9_FUNC_I2C1_SDA>,

						 <STM32F429_PB6_FUNC_I2C1_SCL>;

					bias-disable;

					drive-open-drain;

					slew-rate = <3>;

				};

			};



			ltdc_pins: ltdc@0 {

				pins {

					pinmux = <STM32F429_PI12_FUNC_LCD_HSYNC>,

						 <STM32F429_PI13_FUNC_LCD_VSYNC>,

						 <STM32F429_PI14_FUNC_LCD_CLK>,

						 <STM32F429_PI15_FUNC_LCD_R0>,

						 <STM32F429_PJ0_FUNC_LCD_R1>,

						 <STM32F429_PJ1_FUNC_LCD_R2>,

						 <STM32F429_PJ2_FUNC_LCD_R3>,

						 <STM32F429_PJ3_FUNC_LCD_R4>,

						 <STM32F429_PJ4_FUNC_LCD_R5>,

						 <STM32F429_PJ5_FUNC_LCD_R6>,

						 <STM32F429_PJ6_FUNC_LCD_R7>,

						 <STM32F429_PJ7_FUNC_LCD_G0>,

						 <STM32F429_PJ8_FUNC_LCD_G1>,

						 <STM32F429_PJ9_FUNC_LCD_G2>,

						 <STM32F429_PJ10_FUNC_LCD_G3>,

						 <STM32F429_PJ11_FUNC_LCD_G4>,

						 <STM32F429_PJ12_FUNC_LCD_B0>,

						 <STM32F429_PJ13_FUNC_LCD_B1>,

						 <STM32F429_PJ14_FUNC_LCD_B2>,

						 <STM32F429_PJ15_FUNC_LCD_B3>,

						 <STM32F429_PK0_FUNC_LCD_G5>,

						 <STM32F429_PK1_FUNC_LCD_G6>,

						 <STM32F429_PK2_FUNC_LCD_G7>,

						 <STM32F429_PK3_FUNC_LCD_B4>,

						 <STM32F429_PK4_FUNC_LCD_B5>,

						 <STM32F429_PK5_FUNC_LCD_B6>,

						 <STM32F429_PK6_FUNC_LCD_B7>,

						 <STM32F429_PK7_FUNC_LCD_DE>;

					slew-rate = <2>;

				};

			};



			dcmi_pins: dcmi@0 {

				pins {

					pinmux = <STM32F429_PA4_FUNC_DCMI_HSYNC>,

						 <STM32F429_PB7_FUNC_DCMI_VSYNC>,

						 <STM32F429_PA6_FUNC_DCMI_PIXCLK>,

						 <STM32F429_PC6_FUNC_DCMI_D0>,

						 <STM32F429_PC7_FUNC_DCMI_D1>,

						 <STM32F429_PC8_FUNC_DCMI_D2>,

						 <STM32F429_PC9_FUNC_DCMI_D3>,

						 <STM32F429_PC11_FUNC_DCMI_D4>,

						 <STM32F429_PD3_FUNC_DCMI_D5>,

						 <STM32F429_PB8_FUNC_DCMI_D6>,

						 <STM32F429_PE6_FUNC_DCMI_D7>,

						 <STM32F429_PC10_FUNC_DCMI_D8>,

						 <STM32F429_PC12_FUNC_DCMI_D9>,

						 <STM32F429_PD6_FUNC_DCMI_D10>,

						 <STM32F429_PD2_FUNC_DCMI_D11>;

					bias-disable;

					drive-push-pull;

					slew-rate = <3>;

				};

			};

		};



		crc: crc@40023000 {

			compatible = "st,stm32f4-crc";

			reg = <0x40023000 0x400>;

CRA Git | Maintained and supported by SUSTech CRA and CCSE