Commit 2a9f23d8 authored by Arnd Bergmann's avatar Arnd Bergmann
Browse files

Merge branch 'at91-3.4-cleanup2-DT2' of git://github.com/at91linux/linux-at91 into next/dt 

* 'at91-3.4-cleanup2-DT2' of git://github.com/at91linux/linux-at91: (23 commits)
  ARM: at91: dt: enable usb ehci for sam9g45 and sam9x5
  ARM: at91: usb ehci add dt support
  ARM: at91: dt: enable usb ohci for sam9g20, sam9g45 amd sam9x5
  ARM: at91: usb ohci add dt support
  ARM: at91: add Shutdown Controller (SHDWC) DT support
  ARM: at91: add ram controller DT support
  ARM: at91: add RSTC (Reset Controller) dt support
  ARM: at91: always enable sam9 restart
  ARM: at91: add pmc DT support
  ARM: at91/dt: add specific DT soc init
  ARM: at91/dt: add Calao DAB-MMX daugther board support for USB-A9G20
  ARM: at91: sam9x5 add i2c DT support
  ARM: at91: sam9g45 add i2c DT support
  ARM: at91: usb_a9g20 add DT i2c support
  ARM: at91: sam9g20 add i2c DT support
  i2c/gpio: add DT support
  ARM: at91: sam9x5 add nand support
  atmel/nand: add DT support
  of/mtd/nand: add generic bindings and helpers
  of: introduce helper to manage boolean
  ...
parents cdc3df6f 62c5553a

Documentation/devicetree/bindings/arm/atmel-at91.txt

+60 −0
Original line number Diff line number Diff line
@@ -30,3 +30,63 @@ One interrupt per TC channel in a TC block: 
		reg = <0xfffdc000 0x100>;

		interrupts = <26 4 27 4 28 4>;

	};



RSTC Reset Controller required properties:

- compatible: Should be "atmel,<chip>-rstc".

  <chip> can be "at91sam9260" or "at91sam9g45"

- reg: Should contain registers location and length



Example:



	rstc@fffffd00 {

		compatible = "atmel,at91sam9260-rstc";

		reg = <0xfffffd00 0x10>;

	};



RAMC SDRAM/DDR Controller required properties:

- compatible: Should be "atmel,at91sam9260-sdramc",

			"atmel,at91sam9g45-ddramc",

- reg: Should contain registers location and length

  For at91sam9263 and at91sam9g45 you must specify 2 entries.



Examples:



	ramc0: ramc@ffffe800 {

		compatible = "atmel,at91sam9g45-ddramc";

		reg = <0xffffe800 0x200>;

	};



	ramc0: ramc@ffffe400 {

		compatible = "atmel,at91sam9g45-ddramc";

		reg = <0xffffe400 0x200

		       0xffffe600 0x200>;

	};



SHDWC Shutdown Controller



required properties:

- compatible: Should be "atmel,<chip>-shdwc".

  <chip> can be "at91sam9260", "at91sam9rl" or "at91sam9x5".

- reg: Should contain registers location and length



optional properties:

- atmel,wakeup-mode: String, operation mode of the wakeup mode.

  Supported values are: "none", "high", "low", "any".

- atmel,wakeup-counter: Counter on Wake-up 0 (between 0x0 and 0xf).



optional at91sam9260 properties:

- atmel,wakeup-rtt-timer: boolean to enable Real-time Timer Wake-up.



optional at91sam9rl properties:

- atmel,wakeup-rtc-timer: boolean to enable Real-time Clock Wake-up.

- atmel,wakeup-rtt-timer: boolean to enable Real-time Timer Wake-up.



optional at91sam9x5 properties:

- atmel,wakeup-rtc-timer: boolean to enable Real-time Clock Wake-up.



Example:



	rstc@fffffd00 {

		compatible = "atmel,at91sam9260-rstc";

		reg = <0xfffffd00 0x10>;

	};

Documentation/devicetree/bindings/arm/atmel-pmc.txt

0 → 100644
+11 −0
Original line number Diff line number Diff line 
* Power Management Controller (PMC)



Required properties:

- compatible: Should be "atmel,at91rm9200-pmc"

- reg: Should contain PMC registers location and length



Examples:

	pmc: pmc@fffffc00 {

		compatible = "atmel,at91rm9200-pmc";

		reg = <0xfffffc00 0x100>;

	};

Documentation/devicetree/bindings/gpio/gpio_i2c.txt

0 → 100644
+32 −0
Original line number Diff line number Diff line 
Device-Tree bindings for i2c gpio driver



Required properties:

	- compatible = "i2c-gpio";

	- gpios: sda and scl gpio





Optional properties:

	- i2c-gpio,sda-open-drain: sda as open drain

	- i2c-gpio,scl-open-drain: scl as open drain

	- i2c-gpio,scl-output-only: scl as output only

	- i2c-gpio,delay-us: delay between GPIO operations (may depend on each platform)

	- i2c-gpio,timeout-ms: timeout to get data



Example nodes:



i2c@0 {

	compatible = "i2c-gpio";

	gpios = <&pioA 23 0 /* sda */

		 &pioA 24 0 /* scl */

		>;

	i2c-gpio,sda-open-drain;

	i2c-gpio,scl-open-drain;

	i2c-gpio,delay-us = <2>;	/* ~100 kHz */

	#address-cells = <1>;

	#size-cells = <0>;



	rv3029c2@56 {

		compatible = "rv3029c2";

		reg = <0x56>;

	};

};

Documentation/devicetree/bindings/mtd/atmel-nand.txt

0 → 100644
+41 −0
Original line number Diff line number Diff line 
Atmel NAND flash



Required properties:

- compatible : "atmel,at91rm9200-nand".

- reg : should specify localbus address and size used for the chip,

	and if availlable the ECC.

- atmel,nand-addr-offset : offset for the address latch.

- atmel,nand-cmd-offset : offset for the command latch.

- #address-cells, #size-cells : Must be present if the device has sub-nodes

  representing partitions.



- gpios : specifies the gpio pins to control the NAND device. detect is an

  optional gpio and may be set to 0 if not present.



Optional properties:

- nand-ecc-mode : String, operation mode of the NAND ecc mode, soft by default.

  Supported values are: "none", "soft", "hw", "hw_syndrome", "hw_oob_first",

  "soft_bch".

- nand-bus-width : 8 or 16 bus width if not present 8

- nand-on-flash-bbt: boolean to enable on flash bbt option if not present false



Examples:

nand0: nand@40000000,0 {

	compatible = "atmel,at91rm9200-nand";

	#address-cells = <1>;

	#size-cells = <1>;

	reg = <0x40000000 0x10000000

	       0xffffe800 0x200

	      >;

	atmel,nand-addr-offset = <21>;

	atmel,nand-cmd-offset = <22>;

	nand-on-flash-bbt;

	nand-ecc-mode = "soft";

	gpios = <&pioC 13 0

		 &pioC 14 0

		 0

		>;

	partition@0 {

		...

	};

};

Documentation/devicetree/bindings/mtd/nand.txt

0 → 100644
+7 −0
Original line number Diff line number Diff line 
* MTD generic binding



- nand-ecc-mode : String, operation mode of the NAND ecc mode.

  Supported values are: "none", "soft", "hw", "hw_syndrome", "hw_oob_first",

  "soft_bch".

- nand-bus-width : 8 or 16 bus width if not present 8

- nand-on-flash-bbt: boolean to enable on flash bbt option if not present false

CRA Git | Maintained and supported by SUSTech CRA and CCSE