Unverified Commit 2a40d1b2 authored by Maxime Ripard's avatar Maxime Ripard
Browse files

ARM: dts: sunxi: Switch to the generic PHY properties



The DWMAC specific properties to manage the PHY have been superseeded by
the generic PHY properties. Let's move to it.

Reviewed-by: default avatarAndrew Lunn <andrew@lunn.ch>
Tested-by: default avatarChen-Yu Tsai <wens@csie.org>
Signed-off-by: default avatarMaxime Ripard <maxime.ripard@bootlin.com>
parent 5f9e832c
Loading
Loading
Loading
Loading
+3 −3
Original line number Diff line number Diff line
@@ -155,13 +155,13 @@
	pinctrl-0 = <&gmac_rgmii_pins>;
	phy = <&phy1>;
	phy-mode = "rgmii";
	snps,reset-gpio = <&pio 0 21 GPIO_ACTIVE_HIGH>;
	snps,reset-active-low;
	snps,reset-delays-us = <0 10000 30000>;
	status = "okay";

	phy1: ethernet-phy@1 {
		reg = <1>;
		reset-gpios = <&pio 0 21 GPIO_ACTIVE_LOW>;
		reset-assert-us = <10000>;
		reset-deassert-us = <30000>;
	};
};

+3 −3
Original line number Diff line number Diff line
@@ -95,13 +95,13 @@
	phy = <&phy1>;
	phy-mode = "rgmii";
	phy-supply = <&reg_dldo1>;
	snps,reset-gpio = <&pio 0 21 GPIO_ACTIVE_HIGH>; /* PA21 */
	snps,reset-active-low;
	snps,reset-delays-us = <0 10000 30000>;
	status = "okay";

	phy1: ethernet-phy@1 {
		reg = <1>;
		reset-gpios = <&pio 0 21 GPIO_ACTIVE_LOW>; /* PA21 */
		reset-assert-us = <10000>;
		reset-deassert-us = <30000>;
	};
};

+4 −5
Original line number Diff line number Diff line
@@ -103,15 +103,14 @@
	phy = <&phy1>;
	phy-mode = "rgmii";
	phy-supply = <&reg_gmac_vdd>;
	/* phy reset config */
	snps,reset-gpio = <&pio 0 17 GPIO_ACTIVE_HIGH>; /* PA17 */
	snps,reset-active-low;
	/* wait 1s after reset, otherwise fail to read phy id */
	snps,reset-delays-us = <0 10000 1000000>;
	status = "okay";

	phy1: ethernet-phy@1 {
		reg = <1>;
		reset-gpios = <&pio 0 17 GPIO_ACTIVE_LOW>; /* PA17 */
		reset-assert-us = <10000>;
		/* wait 1s after reset, otherwise fail to read phy id */
		reset-deassert-us = <1000000>;
	};
};

+4 −4
Original line number Diff line number Diff line
@@ -108,14 +108,14 @@
	phy = <&phy3>;
	phy-mode = "rgmii";
	phy-supply = <&reg_vcc3v3>;

	snps,reset-gpio = <&pio 0 17 GPIO_ACTIVE_HIGH>;
	snps,reset-active-low;
	snps,reset-delays-us = <0 10000 1000000>;
	status = "okay";

	phy3: ethernet-phy@3 {
		reg = <3>;
		reset-gpios = <&pio 0 17 GPIO_ACTIVE_LOW>; /* PA17 */
		reset-assert-us = <10000>;
		/* wait 1s after reset, otherwise fail to read phy id */
		reset-deassert-us = <1000000>;
	};
};