Commit 29aed3ef authored by Steffen Trumtrar's avatar Steffen Trumtrar Committed by Dinh Nguyen
Browse files

ARM: dts: socfpga: Add fpga2hps and fpga2sdram bridges 



Add the remaining two bridges on the Cyclone-V SoCFPGA SoCs.

Signed-off-by: default avatarSteffen Trumtrar <s.trumtrar@pengutronix.de>
Signed-off-by: default avatarDinh Nguyen <dinguyen@kernel.org>
parent b64ac044

arch/arm/boot/dts/socfpga.dtsi

+14 −0
Original line number Diff line number Diff line
@@ -542,6 +542,20 @@ 
			status = "disabled";

		};



		fpga_bridge2: fpga-bridge@ff600000 {

			compatible = "altr,socfpga-fpga2hps-bridge";

			reg = <0xff600000 0x100000>;

			resets = <&rst FPGA2HPS_RESET>;

			clocks = <&l4_main_clk>;

			status = "disabled";

		};



		fpga_bridge3: fpga-bridge@ffc25080 {

			compatible = "altr,socfpga-fpga2sdram-bridge";

			reg = <0xffc25080 0x4>;

			status = "disabled";

		};



		fpgamgr0: fpgamgr@ff706000 {

			compatible = "altr,socfpga-fpga-mgr";

			reg = <0xff706000 0x1000

CRA Git | Maintained and supported by SUSTech CRA and CCSE