Commit 2921eff2 authored by Martin Blumenstingl's avatar Martin Blumenstingl
Browse files

ARM: dts: meson: move iio-hwmon for the SoC temperature to meson.dtsi 



The SoC temperature can be retrieved from ADC channel 8 on all 32-bit
SoCs (Meson6, Meson8, Meson8b and Meson8m2). Move the iio-hwmon instance
to meson.dtsi instead of duplicating it in all board.dts.
If the temperature sensor calibration data is missing for a board then
iio-hwmon will simply not probe.

Signed-off-by: default avatarMartin Blumenstingl <martin.blumenstingl@googlemail.com>
parent 1c923fbf

arch/arm/boot/dts/meson.dtsi

+5 −0
Original line number Diff line number Diff line
@@ -11,6 +11,11 @@ 
	#size-cells = <1>;

	interrupt-parent = <&gic>;



	iio-hwmon {

		compatible = "iio-hwmon";

		io-channels = <&saradc 8>;

	};



	soc {

		compatible = "simple-bus";

		#address-cells = <1>;

arch/arm/boot/dts/meson8b-ec100.dts

+0 −5
Original line number Diff line number Diff line
@@ -70,11 +70,6 @@ 
		timeout-ms = <20000>;

	};



	iio-hwmon {

		compatible = "iio-hwmon";

		io-channels = <&saradc 8>;

	};



	leds {

		compatible = "gpio-leds";

arch/arm/boot/dts/meson8b-mxq.dts

+0 −5
Original line number Diff line number Diff line
@@ -27,11 +27,6 @@ 
		reg = <0x40000000 0x40000000>;

	};



	iio-hwmon {

		compatible = "iio-hwmon";

		io-channels = <&saradc 8>;

	};



	vcck: regulator-vcck {

		compatible = "pwm-regulator";

arch/arm/boot/dts/meson8b-odroidc1.dts

+0 −5
Original line number Diff line number Diff line
@@ -85,11 +85,6 @@ 
			  1800000 1>;

	};



	iio-hwmon {

		compatible = "iio-hwmon";

		io-channels = <&saradc 8>;

	};



	rtc32k_xtal: rtc32k-xtal-clk {

		/* X3 in the schematics */

		compatible = "fixed-clock";

arch/arm/boot/dts/meson8m2-mxiii-plus.dts

+0 −5
Original line number Diff line number Diff line
@@ -45,11 +45,6 @@ 
		};

	};



	iio-hwmon {

		compatible = "iio-hwmon";

		io-channels = <&saradc 8>;

	};



	vcc_3v3: regulator-vcc3v3 {

		compatible = "regulator-fixed";

		regulator-name = "VCC3V3";

CRA Git | Maintained and supported by SUSTech CRA and CCSE