Commit 28ecca47 authored by Ralf Baechle's avatar Ralf Baechle
Browse files

Remove old wrong bits of cache code. 



Signed-off-by: default avatarRalf Baechle <ralf@linux-mips.org>
parent ea7c3944

arch/mips/mm/c-r4k.c

+0 −3
Original line number Diff line number Diff line
@@ -1212,9 +1212,6 @@ void __init ld_mmu_r4xx0(void) 
	probe_pcache();

	setup_scache();



	if (c->dcache.sets * c->dcache.ways > PAGE_SIZE)

		c->dcache.flags |= MIPS_CACHE_ALIASES;



	r4k_blast_dcache_page_setup();

	r4k_blast_dcache_page_indexed_setup();

	r4k_blast_dcache_setup();

CRA Git | Maintained and supported by SUSTech CRA and CCSE