Commit 28d13d31 authored by Douglas Anderson's avatar Douglas Anderson Committed by Andy Gross
Browse files

ARM: dts: qcom: Add SoC-specific string for sdhci-msm-v4 nodes 

As per upstream discussion [1], we should have an SoC-specific
compatible string for Qualcomm's SDHCI nodes.  Let's add it.

[1] https://lkml.kernel.org/r/20181105203657.GA32282@bogus



Signed-off-by: default avatarDouglas Anderson <dianders@chromium.org>
Signed-off-by: default avatarAndy Gross <andy.gross@linaro.org>
parent 0567022c

arch/arm/boot/dts/qcom-apq8084.dtsi

+2 −2
Original line number Diff line number Diff line
@@ -412,7 +412,7 @@ 
		};



		sdhci@f9824900 {

			compatible = "qcom,sdhci-msm-v4";

			compatible = "qcom,apq8084-sdhci", "qcom,sdhci-msm-v4";

			reg = <0xf9824900 0x11c>, <0xf9824000 0x800>;

			reg-names = "hc_mem", "core_mem";

			interrupts = <0 123 0>, <0 138 0>;
@@ -425,7 +425,7 @@ 
		};



		sdhci@f98a4900 {

			compatible = "qcom,sdhci-msm-v4";

			compatible = "qcom,apq8084-sdhci", "qcom,sdhci-msm-v4";

			reg = <0xf98a4900 0x11c>, <0xf98a4000 0x800>;

			reg-names = "hc_mem", "core_mem";

			interrupts = <0 125 0>, <0 221 0>;

arch/arm/boot/dts/qcom-msm8974.dtsi

+3 −3
Original line number Diff line number Diff line
@@ -604,7 +604,7 @@ 
		};



		sdhci@f9824900 {

			compatible = "qcom,sdhci-msm-v4";

			compatible = "qcom,msm8974-sdhci", "qcom,sdhci-msm-v4";

			reg = <0xf9824900 0x11c>, <0xf9824000 0x800>;

			reg-names = "hc_mem", "core_mem";

			interrupts = <GIC_SPI 123 IRQ_TYPE_LEVEL_HIGH>,
@@ -618,7 +618,7 @@ 
		};



		sdhci@f9864900 {

			compatible = "qcom,sdhci-msm-v4";

			compatible = "qcom,msm8974-sdhci", "qcom,sdhci-msm-v4";

			reg = <0xf9864900 0x11c>, <0xf9864000 0x800>;

			reg-names = "hc_mem", "core_mem";

			interrupts = <GIC_SPI 127 IRQ_TYPE_LEVEL_HIGH>,
@@ -632,7 +632,7 @@ 
		};



		sdhci@f98a4900 {

			compatible = "qcom,sdhci-msm-v4";

			compatible = "qcom,msm8974-sdhci", "qcom,sdhci-msm-v4";

			reg = <0xf98a4900 0x11c>, <0xf98a4000 0x800>;

			reg-names = "hc_mem", "core_mem";

			interrupts = <GIC_SPI 125 IRQ_TYPE_LEVEL_HIGH>,

CRA Git | Maintained and supported by SUSTech CRA and CCSE