Commit 28241952 authored by Fabrizio Castro's avatar Fabrizio Castro Committed by Simon Horman
Browse files

arm64: dts: renesas: r8a774a1: Add FCPF and FCPV instances 



Add FCPF and FCPV instances to the r8a774a1 dtsi, similarly
to what was done for the r8a7796 with commit 41dbbf0c
("arm64: dts: r8a7796: Add FCPF and FCPV instances"),
commit 69490bc9 ("arm64: dts: renesas: r8a7796: Point
FDP1 via FCPF to IPMMU-VI0"), and commit cef942d0 ("arm64:
dts: renesas: r8a7796: Point VSPI via FCPVI to IPMMU-VC0").

Signed-off-by: default avatarFabrizio Castro <fabrizio.castro@bp.renesas.com>
Reviewed-by: default avatarBiju Das <biju.das@bp.renesas.com>
Signed-off-by: default avatarSimon Horman <horms+renesas@verge.net.au>
parent e2f04248

arch/arm64/boot/dts/renesas/r8a774a1.dtsi

+52 −0
Original line number Diff line number Diff line
@@ -1385,6 +1385,58 @@ 
			resets = <&cpg 408>;

		};



		fcpf0: fcp@fe950000 {

			compatible = "renesas,fcpf";

			reg = <0 0xfe950000 0 0x200>;

			clocks = <&cpg CPG_MOD 615>;

			power-domains = <&sysc 14>;

			resets = <&cpg 615>;

		};



		fcpvb0: fcp@fe96f000 {

			compatible = "renesas,fcpv";

			reg = <0 0xfe96f000 0 0x200>;

			clocks = <&cpg CPG_MOD 607>;

			power-domains = <&sysc 14>;

			resets = <&cpg 607>;

		};



		fcpvd0: fcp@fea27000 {

			compatible = "renesas,fcpv";

			reg = <0 0xfea27000 0 0x200>;

			clocks = <&cpg CPG_MOD 603>;

			power-domains = <&sysc 32>;

			resets = <&cpg 603>;

			iommus = <&ipmmu_vi0 8>;

		};



		fcpvd1: fcp@fea2f000 {

			compatible = "renesas,fcpv";

			reg = <0 0xfea2f000 0 0x200>;

			clocks = <&cpg CPG_MOD 602>;

			power-domains = <&sysc 32>;

			resets = <&cpg 602>;

			iommus = <&ipmmu_vi0 9>;

		};



		fcpvd2: fcp@fea37000 {

			compatible = "renesas,fcpv";

			reg = <0 0xfea37000 0 0x200>;

			clocks = <&cpg CPG_MOD 601>;

			power-domains = <&sysc 32>;

			resets = <&cpg 601>;

			iommus = <&ipmmu_vi0 10>;

		};



		fcpvi0: fcp@fe9af000 {

			compatible = "renesas,fcpv";

			reg = <0 0xfe9af000 0 0x200>;

			clocks = <&cpg CPG_MOD 611>;

			power-domains = <&sysc 14>;

			resets = <&cpg 611>;

			iommus = <&ipmmu_vc0 19>;

		};



		prr: chipid@fff00044 {

			compatible = "renesas,prr";

			reg = <0 0xfff00044 0 4>;

CRA Git | Maintained and supported by SUSTech CRA and CCSE