+12
−0
drivers/tty/serial/earlycon-riscv-sbi.c
0 → 100644
+28
−0
Loading
Gitlab 现已全面支持 git over ssh 与 git over https。通过 HTTPS 访问请配置带有 read_repository / write_repository 权限的 Personal access token。通过 SSH 端口访问请使用 22 端口或 13389 端口。如果使用CAS注册了账户但不知道密码,可以自行至设置中更改;如有其他问题,请发邮件至 service@cra.moe 寻求协助。
In RISC-V, the M-mode runtime firmware provide SBI calls for debug prints. This patch adds earlycon support using RISC-V SBI console calls. To enable it, just pass "earlycon=sbi" in kernel parameters. Signed-off-by:Anup Patel <anup@brainfault.org> Acked-by:
Greg Kroah-Hartman <gregkh@linuxfoundation.org> Reviewed-by:
Palmer Dabbelt <palmer@sifive.com> Signed-off-by:
Palmer Dabbelt <palmer@sifive.com>
CRA Git | Maintained and supported by SUSTech CRA and CCSE