Commit 27b43fd9 authored by Boris BREZILLON's avatar Boris BREZILLON Committed by Herbert Xu
Browse files

crypto: marvell - Remove the old mv_cesa driver 



All defconfigs selecting the old driver have been patched to select
the new one instead. We can now remove the old driver along with the
allhwsupports module parameter in the new driver that was used to
check whether the new driver was allowed to take control of the CESA
engine or not.

Signed-off-by: default avatarBoris Brezillon <boris.brezillon@free-electrons.com>
Signed-off-by: default avatarHerbert Xu <herbert@gondor.apana.org.au>
parent 729ec4c5

drivers/crypto/Kconfig

+3 −19
Original line number Diff line number Diff line
@@ -199,22 +199,8 @@ config CRYPTO_CRC32_S390 


	  It is available with IBM z13 or later.



config CRYPTO_DEV_MV_CESA

	tristate "Marvell's Cryptographic Engine"

	depends on PLAT_ORION

	select CRYPTO_AES

	select CRYPTO_BLKCIPHER

	select CRYPTO_HASH

	select SRAM

	help

	  This driver allows you to utilize the Cryptographic Engines and

	  Security Accelerator (CESA) which can be found on the Marvell Orion

	  and Kirkwood SoCs, such as QNAP's TS-209.



	  Currently the driver supports AES in ECB and CBC mode without DMA.



config CRYPTO_DEV_MARVELL_CESA

	tristate "New Marvell's Cryptographic Engine driver"

	tristate "Marvell's Cryptographic Engine driver"

	depends on PLAT_ORION || ARCH_MVEBU

	select CRYPTO_AES

	select CRYPTO_DES
@@ -223,12 +209,10 @@ config CRYPTO_DEV_MARVELL_CESA 
	select SRAM

	help

	  This driver allows you to utilize the Cryptographic Engines and

	  Security Accelerator (CESA) which can be found on the Armada 370.

	  Security Accelerator (CESA) which can be found on MVEBU and ORION

	  platforms.

	  This driver supports CPU offload through DMA transfers.



	  This driver is aimed at replacing the mv_cesa driver. This will only

	  happen once it has received proper testing.



config CRYPTO_DEV_NIAGARA2

       tristate "Niagara2 Stream Processing Unit driver"

       select CRYPTO_DES

drivers/crypto/Makefile

+0 −1
Original line number Diff line number Diff line
@@ -14,7 +14,6 @@ obj-$(CONFIG_CRYPTO_DEV_GEODE) += geode-aes.o 
obj-$(CONFIG_CRYPTO_DEV_HIFN_795X) += hifn_795x.o

obj-$(CONFIG_CRYPTO_DEV_IMGTEC_HASH) += img-hash.o

obj-$(CONFIG_CRYPTO_DEV_IXP4XX) += ixp4xx_crypto.o

obj-$(CONFIG_CRYPTO_DEV_MV_CESA) += mv_cesa.o

obj-$(CONFIG_CRYPTO_DEV_MARVELL_CESA) += marvell/

obj-$(CONFIG_CRYPTO_DEV_MEDIATEK) += mediatek/

obj-$(CONFIG_CRYPTO_DEV_MXS_DCP) += mxs-dcp.o

drivers/crypto/marvell/cesa.c

+0 −7
Original line number Diff line number Diff line
@@ -34,10 +34,6 @@ 
/* Limit of the crypto queue before reaching the backlog */

#define CESA_CRYPTO_DEFAULT_MAX_QLEN 128



static int allhwsupport = !IS_ENABLED(CONFIG_CRYPTO_DEV_MV_CESA);

module_param_named(allhwsupport, allhwsupport, int, 0444);

MODULE_PARM_DESC(allhwsupport, "Enable support for all hardware (even it if overlaps with the mv_cesa driver)");



struct mv_cesa_dev *cesa_dev;



struct crypto_async_request *
@@ -457,9 +453,6 @@ static int mv_cesa_probe(struct platform_device *pdev) 
		caps = match->data;

	}



	if ((caps == &orion_caps || caps == &kirkwood_caps) && !allhwsupport)

		return -ENOTSUPP;



	cesa = devm_kzalloc(dev, sizeof(*cesa), GFP_KERNEL);

	if (!cesa)

		return -ENOMEM;

drivers/crypto/mv_cesa.c

deleted100644 → 0
+0 −1213

File deleted.

Preview size limit exceeded, changes collapsed.

drivers/crypto/mv_cesa.h

deleted100644 → 0
+0 −150
Original line number Diff line number Diff line 
#ifndef __MV_CRYPTO_H__

#define __MV_CRYPTO_H__



#define DIGEST_INITIAL_VAL_A	0xdd00

#define DIGEST_INITIAL_VAL_B	0xdd04

#define DIGEST_INITIAL_VAL_C	0xdd08

#define DIGEST_INITIAL_VAL_D	0xdd0c

#define DIGEST_INITIAL_VAL_E	0xdd10

#define DES_CMD_REG		0xdd58



#define SEC_ACCEL_CMD		0xde00

#define SEC_CMD_EN_SEC_ACCL0	(1 << 0)

#define SEC_CMD_EN_SEC_ACCL1	(1 << 1)

#define SEC_CMD_DISABLE_SEC	(1 << 2)



#define SEC_ACCEL_DESC_P0	0xde04

#define SEC_DESC_P0_PTR(x)	(x)



#define SEC_ACCEL_DESC_P1	0xde14

#define SEC_DESC_P1_PTR(x)	(x)



#define SEC_ACCEL_CFG		0xde08

#define SEC_CFG_STOP_DIG_ERR	(1 << 0)

#define SEC_CFG_CH0_W_IDMA	(1 << 7)

#define SEC_CFG_CH1_W_IDMA	(1 << 8)

#define SEC_CFG_ACT_CH0_IDMA	(1 << 9)

#define SEC_CFG_ACT_CH1_IDMA	(1 << 10)



#define SEC_ACCEL_STATUS	0xde0c

#define SEC_ST_ACT_0		(1 << 0)

#define SEC_ST_ACT_1		(1 << 1)



/*

 * FPGA_INT_STATUS looks like a FPGA leftover and is documented only in Errata

 * 4.12. It looks like that it was part of an IRQ-controller in FPGA and

 * someone forgot to remove  it while switching to the core and moving to

 * SEC_ACCEL_INT_STATUS.

 */

#define FPGA_INT_STATUS		0xdd68

#define SEC_ACCEL_INT_STATUS	0xde20

#define SEC_INT_AUTH_DONE	(1 << 0)

#define SEC_INT_DES_E_DONE	(1 << 1)

#define SEC_INT_AES_E_DONE	(1 << 2)

#define SEC_INT_AES_D_DONE	(1 << 3)

#define SEC_INT_ENC_DONE	(1 << 4)

#define SEC_INT_ACCEL0_DONE	(1 << 5)

#define SEC_INT_ACCEL1_DONE	(1 << 6)

#define SEC_INT_ACC0_IDMA_DONE	(1 << 7)

#define SEC_INT_ACC1_IDMA_DONE	(1 << 8)



#define SEC_ACCEL_INT_MASK	0xde24



#define AES_KEY_LEN	(8 * 4)



struct sec_accel_config {



	u32 config;

#define CFG_OP_MAC_ONLY		0

#define CFG_OP_CRYPT_ONLY	1

#define CFG_OP_MAC_CRYPT	2

#define CFG_OP_CRYPT_MAC	3

#define CFG_MACM_MD5		(4 << 4)

#define CFG_MACM_SHA1		(5 << 4)

#define CFG_MACM_HMAC_MD5	(6 << 4)

#define CFG_MACM_HMAC_SHA1	(7 << 4)

#define CFG_ENCM_DES		(1 << 8)

#define CFG_ENCM_3DES		(2 << 8)

#define CFG_ENCM_AES		(3 << 8)

#define CFG_DIR_ENC		(0 << 12)

#define CFG_DIR_DEC		(1 << 12)

#define CFG_ENC_MODE_ECB	(0 << 16)

#define CFG_ENC_MODE_CBC	(1 << 16)

#define CFG_3DES_EEE		(0 << 20)

#define CFG_3DES_EDE		(1 << 20)

#define CFG_AES_LEN_128		(0 << 24)

#define CFG_AES_LEN_192		(1 << 24)

#define CFG_AES_LEN_256		(2 << 24)

#define CFG_NOT_FRAG		(0 << 30)

#define CFG_FIRST_FRAG		(1 << 30)

#define CFG_LAST_FRAG		(2 << 30)

#define CFG_MID_FRAG		(3 << 30)



	u32 enc_p;

#define ENC_P_SRC(x)		(x)

#define ENC_P_DST(x)		((x) << 16)



	u32 enc_len;

#define ENC_LEN(x)		(x)



	u32 enc_key_p;

#define ENC_KEY_P(x)		(x)



	u32 enc_iv;

#define ENC_IV_POINT(x)		((x) << 0)

#define ENC_IV_BUF_POINT(x)	((x) << 16)



	u32 mac_src_p;

#define MAC_SRC_DATA_P(x)	(x)

#define MAC_SRC_TOTAL_LEN(x)	((x) << 16)



	u32 mac_digest;

#define MAC_DIGEST_P(x)	(x)

#define MAC_FRAG_LEN(x)	((x) << 16)

	u32 mac_iv;

#define MAC_INNER_IV_P(x)	(x)

#define MAC_OUTER_IV_P(x)	((x) << 16)

}__attribute__ ((packed));

	/*

	 * /-----------\ 0

	 * | ACCEL CFG |	4 * 8

	 * |-----------| 0x20

	 * | CRYPT KEY |	8 * 4

	 * |-----------| 0x40

	 * |  IV   IN  |	4 * 4

	 * |-----------| 0x40 (inplace)

	 * |  IV BUF   |	4 * 4

	 * |-----------| 0x80

	 * |  DATA IN  |	16 * x (max ->max_req_size)

	 * |-----------| 0x80 (inplace operation)

	 * |  DATA OUT |	16 * x (max ->max_req_size)

	 * \-----------/ SRAM size

	 */



	/* Hashing memory map:

	 * /-----------\ 0

	 * | ACCEL CFG |        4 * 8

	 * |-----------| 0x20

	 * | Inner IV  |        5 * 4

	 * |-----------| 0x34

	 * | Outer IV  |        5 * 4

	 * |-----------| 0x48

	 * | Output BUF|        5 * 4

	 * |-----------| 0x80

	 * |  DATA IN  |        64 * x (max ->max_req_size)

	 * \-----------/ SRAM size

	 */

#define SRAM_CONFIG		0x00

#define SRAM_DATA_KEY_P		0x20

#define SRAM_DATA_IV		0x40

#define SRAM_DATA_IV_BUF	0x40

#define SRAM_DATA_IN_START	0x80

#define SRAM_DATA_OUT_START	0x80



#define SRAM_HMAC_IV_IN		0x20

#define SRAM_HMAC_IV_OUT	0x34

#define SRAM_DIGEST_BUF		0x48



#define SRAM_CFG_SPACE		0x80



#endif

CRA Git | Maintained and supported by SUSTech CRA and CCSE