Commit 26c00ab4 authored by Laurent Pinchart's avatar Laurent Pinchart Committed by Simon Horman
Browse files

ARM: shmobile: lager: Add DU external pixel clocks to DT 



Declare the fixed 148.5MHz pixel clocks connected to the DU clock
inputs.

Signed-off-by: default avatarLaurent Pinchart <laurent.pinchart+renesas@ideasonboard.com>
Signed-off-by: default avatarSimon Horman <horms+renesas@verge.net.au>
parent cd21cb46

arch/arm/boot/dts/r8a7790-lager.dts

+21 −0
Original line number Original line Diff line number Diff line
@@ -233,6 +233,18 @@ 
			};

			};

		};

		};

	};

	};



	x2_clk: x2-clock {

		compatible = "fixed-clock";

		#clock-cells = <0>;

		clock-frequency = <148500000>;

	};



	x13_clk: x13-clock {

		compatible = "fixed-clock";

		#clock-cells = <0>;

		clock-frequency = <148500000>;

	};

};

};





&du {

&du {
@@ -240,6 +252,15 @@ 
	pinctrl-names = "default";

	pinctrl-names = "default";

	status = "okay";

	status = "okay";





	clocks = <&mstp7_clks R8A7790_CLK_DU0>,

		 <&mstp7_clks R8A7790_CLK_DU1>,

		 <&mstp7_clks R8A7790_CLK_DU2>,

		 <&mstp7_clks R8A7790_CLK_LVDS0>,

		 <&mstp7_clks R8A7790_CLK_LVDS1>,

		 <&x13_clk>, <&x2_clk>;

	clock-names = "du.0", "du.1", "du.2", "lvds.0", "lvds.1",

		      "dclkin.0", "dclkin.1";



	ports {

	ports {

		port@0 {

		port@0 {

			endpoint {

			endpoint {

CRA Git | Maintained and supported by SUSTech CRA and CCSE