Commit 25d21ad6 authored by Benjamin Herrenschmidt's avatar Benjamin Herrenschmidt
Browse files

powerpc: Add TLB management code for 64-bit Book3E 



This adds the TLB miss handler assembly, the low level TLB flush routines
along with the necessary hook for dealing with our virtual page tables
or indirect TLB entries that need to be flushes when PTE pages are freed.

There is currently no support for hugetlbfs

Signed-off-by: default avatarBenjamin Herrenschmidt <benh@kernel.crashing.org>
parent a8f7758c

arch/powerpc/include/asm/mmu-40x.h

+3 −0
Original line number Diff line number Diff line
@@ -61,4 +61,7 @@ typedef struct { 


#endif /* !__ASSEMBLY__ */



#define mmu_virtual_psize	MMU_PAGE_4K

#define mmu_linear_psize	MMU_PAGE_256M



#endif /* _ASM_POWERPC_MMU_40X_H_ */

arch/powerpc/include/asm/mmu-44x.h

+6 −0
Original line number Diff line number Diff line
@@ -79,16 +79,22 @@ typedef struct { 


#if (PAGE_SHIFT == 12)

#define PPC44x_TLBE_SIZE	PPC44x_TLB_4K

#define mmu_virtual_psize	MMU_PAGE_4K

#elif (PAGE_SHIFT == 14)

#define PPC44x_TLBE_SIZE	PPC44x_TLB_16K

#define mmu_virtual_psize	MMU_PAGE_16K

#elif (PAGE_SHIFT == 16)

#define PPC44x_TLBE_SIZE	PPC44x_TLB_64K

#define mmu_virtual_psize	MMU_PAGE_64K

#elif (PAGE_SHIFT == 18)

#define PPC44x_TLBE_SIZE	PPC44x_TLB_256K

#define mmu_virtual_psize	MMU_PAGE_256K

#else

#error "Unsupported PAGE_SIZE"

#endif



#define mmu_linear_psize	MMU_PAGE_256M



#define PPC44x_PGD_OFF_SHIFT	(32 - PGDIR_SHIFT + PGD_T_LOG2)

#define PPC44x_PGD_OFF_MASK_BIT	(PGDIR_SHIFT - PGD_T_LOG2)

#define PPC44x_PTE_ADD_SHIFT	(32 - PGDIR_SHIFT + PTE_SHIFT + PTE_T_LOG2)

arch/powerpc/include/asm/mmu-8xx.h

+3 −0
Original line number Diff line number Diff line
@@ -143,4 +143,7 @@ typedef struct { 
} mm_context_t;

#endif /* !__ASSEMBLY__ */



#define mmu_virtual_psize	MMU_PAGE_4K

#define mmu_linear_psize	MMU_PAGE_8M



#endif /* _ASM_POWERPC_MMU_8XX_H_ */

arch/powerpc/include/asm/mmu-hash32.h

+6 −0
Original line number Diff line number Diff line
@@ -80,4 +80,10 @@ typedef struct { 


#endif /* !__ASSEMBLY__ */



/* We happily ignore the smaller BATs on 601, we don't actually use

 * those definitions on hash32 at the moment anyway

 */

#define mmu_virtual_psize	MMU_PAGE_4K

#define mmu_linear_psize	MMU_PAGE_256M



#endif /* _ASM_POWERPC_MMU_HASH32_H_ */

arch/powerpc/include/asm/mmu_context.h

+8 −0
Original line number Diff line number Diff line
@@ -43,6 +43,10 @@ static inline void switch_mm(struct mm_struct *prev, struct mm_struct *next, 
	tsk->thread.pgdir = next->pgd;

#endif /* CONFIG_PPC32 */



	/* 64-bit Book3E keeps track of current PGD in the PACA */

#ifdef CONFIG_PPC_BOOK3E_64

	get_paca()->pgd = next->pgd;

#endif

	/* Nothing else to do if we aren't actually switching */

	if (prev == next)

		return;
@@ -89,6 +93,10 @@ static inline void activate_mm(struct mm_struct *prev, struct mm_struct *next) 
static inline void enter_lazy_tlb(struct mm_struct *mm,

				  struct task_struct *tsk)

{

	/* 64-bit Book3E keeps track of current PGD in the PACA */

#ifdef CONFIG_PPC_BOOK3E_64

	get_paca()->pgd = NULL;

#endif

}



#endif /* __KERNEL__ */

CRA Git | Maintained and supported by SUSTech CRA and CCSE