Commit 2539f517 authored by Philipp Zabel's avatar Philipp Zabel Committed by Shawn Guo
Browse files

ARM: dts: imx6qdl: Add video multiplexers, mipi_csi, and their connections 



This patch adds the device tree graph connecting the input multiplexers
to the IPU CSIs and the MIPI-CSI2 gasket on i.MX6. The MIPI_IPU
multiplexers are added as children of the iomuxc-gpr syscon device node.
On i.MX6Q/D two two-input multiplexers in front of IPU1 CSI0 and IPU2
CSI1 allow to select between CSI0/1 parallel input pads and the MIPI
CSI-2 virtual channels 0/3.
On i.MX6DL/S two five-input multiplexers in front of IPU1 CSI0 and IPU1
CSI1 allow to select between CSI0/1 parallel input pads and any of the
four MIPI CSI-2 virtual channels.

Changes from Steve Longerbeam:
- Removed some dangling/unused endpoints (ipu2_csi0_from_csi2ipu)
- Renamed the mipi virtual channel endpoint labels, from "mipi_csiX_..."
  to "mipi_vcX...".
- Added input endpoint anchors to the video muxes for the connections
  from parallel sensors.

Signed-off-by: default avatarPhilipp Zabel <p.zabel@pengutronix.de>
Signed-off-by: default avatarSteve Longerbeam <steve_longerbeam@mentor.com>
Reviewed-by: default avatarFabio Estevam <fabio.estevam@nxp.com>
Signed-off-by: default avatarShawn Guo <shawnguo@kernel.org>
parent b0cb1bd4

arch/arm/boot/dts/imx6dl.dtsi

+174 −0
Original line number Diff line number Diff line
@@ -164,6 +164,116 @@ 
		      <&iomuxc 9 207 1>, <&iomuxc 10 206 1>, <&iomuxc 11 133 3>;

};



&gpr {

	ipu1_csi0_mux: ipu1_csi0_mux@34 {

		compatible = "video-mux";

		mux-controls = <&mux 0>;

		#address-cells = <1>;

		#size-cells = <0>;



		port@0 {

			reg = <0>;



			ipu1_csi0_mux_from_mipi_vc0: endpoint {

				remote-endpoint = <&mipi_vc0_to_ipu1_csi0_mux>;

			};

		};



		port@1 {

			reg = <1>;



			ipu1_csi0_mux_from_mipi_vc1: endpoint {

				remote-endpoint = <&mipi_vc1_to_ipu1_csi0_mux>;

			};

		};



		port@2 {

			reg = <2>;



			ipu1_csi0_mux_from_mipi_vc2: endpoint {

				remote-endpoint = <&mipi_vc2_to_ipu1_csi0_mux>;

			};

		};



		port@3 {

			reg = <3>;



			ipu1_csi0_mux_from_mipi_vc3: endpoint {

				remote-endpoint = <&mipi_vc3_to_ipu1_csi0_mux>;

			};

		};



		port@4 {

			reg = <4>;



			ipu1_csi0_mux_from_parallel_sensor: endpoint {

			};

		};



		port@5 {

			reg = <5>;



			ipu1_csi0_mux_to_ipu1_csi0: endpoint {

				remote-endpoint = <&ipu1_csi0_from_ipu1_csi0_mux>;

			};

		};

	};



	ipu1_csi1_mux: ipu1_csi1_mux@34 {

		compatible = "video-mux";

		mux-controls = <&mux 1>;

		#address-cells = <1>;

		#size-cells = <0>;



		port@0 {

			reg = <0>;



			ipu1_csi1_mux_from_mipi_vc0: endpoint {

				remote-endpoint = <&mipi_vc0_to_ipu1_csi1_mux>;

			};

		};



		port@1 {

			reg = <1>;



			ipu1_csi1_mux_from_mipi_vc1: endpoint {

				remote-endpoint = <&mipi_vc1_to_ipu1_csi1_mux>;

			};

		};



		port@2 {

			reg = <2>;



			ipu1_csi1_mux_from_mipi_vc2: endpoint {

				remote-endpoint = <&mipi_vc2_to_ipu1_csi1_mux>;

			};

		};



		port@3 {

			reg = <3>;



			ipu1_csi1_mux_from_mipi_vc3: endpoint {

				remote-endpoint = <&mipi_vc3_to_ipu1_csi1_mux>;

			};

		};



		port@4 {

			reg = <4>;



			ipu1_csi1_mux_from_parallel_sensor: endpoint {

			};

		};



		port@5 {

			reg = <5>;



			ipu1_csi1_mux_to_ipu1_csi1: endpoint {

				remote-endpoint = <&ipu1_csi1_from_ipu1_csi1_mux>;

			};

		};

	};

};



&gpt {

	compatible = "fsl,imx6dl-gpt";

};
@@ -172,6 +282,12 @@ 
	compatible = "fsl,imx6dl-hdmi";

};



&ipu1_csi1 {

	ipu1_csi1_from_ipu1_csi1_mux: endpoint {

		remote-endpoint = <&ipu1_csi1_mux_to_ipu1_csi1>;

	};

};



&ldb {

	clocks = <&clks IMX6QDL_CLK_LDB_DI0_SEL>, <&clks IMX6QDL_CLK_LDB_DI1_SEL>,

		 <&clks IMX6QDL_CLK_IPU1_DI0_SEL>, <&clks IMX6QDL_CLK_IPU1_DI1_SEL>,
@@ -181,6 +297,64 @@ 
		      "di0", "di1";

};



&mipi_csi {

	port@1 {

		reg = <1>;

		#address-cells = <1>;

		#size-cells = <0>;



		mipi_vc0_to_ipu1_csi0_mux: endpoint@0 {

			remote-endpoint = <&ipu1_csi0_mux_from_mipi_vc0>;

		};



		mipi_vc0_to_ipu1_csi1_mux: endpoint@1 {

			remote-endpoint = <&ipu1_csi1_mux_from_mipi_vc0>;

		};

	};



	port@2 {

		reg = <2>;

		#address-cells = <1>;

		#size-cells = <0>;



		mipi_vc1_to_ipu1_csi0_mux: endpoint@0 {

			remote-endpoint = <&ipu1_csi0_mux_from_mipi_vc1>;

		};



		mipi_vc1_to_ipu1_csi1_mux: endpoint@1 {

			remote-endpoint = <&ipu1_csi1_mux_from_mipi_vc1>;

		};

	};



	port@3 {

		reg = <3>;

		#address-cells = <1>;

		#size-cells = <0>;



		mipi_vc2_to_ipu1_csi0_mux: endpoint@0 {

			remote-endpoint = <&ipu1_csi0_mux_from_mipi_vc2>;

		};



		mipi_vc2_to_ipu1_csi1_mux: endpoint@1 {

			remote-endpoint = <&ipu1_csi1_mux_from_mipi_vc2>;

		};

	};



	port@4 {

		reg = <4>;

		#address-cells = <1>;

		#size-cells = <0>;



		mipi_vc3_to_ipu1_csi0_mux: endpoint@0 {

			remote-endpoint = <&ipu1_csi0_mux_from_mipi_vc3>;

		};



		mipi_vc3_to_ipu1_csi1_mux: endpoint@1 {

			remote-endpoint = <&ipu1_csi1_mux_from_mipi_vc3>;

		};

	};

};



&mux {

	mux-reg-masks = <0x34 0x00000007>, /* IPU_CSI0_MUX */

			<0x34 0x00000038>, /* IPU_CSI1_MUX */

arch/arm/boot/dts/imx6q.dtsi

+110 −0
Original line number Diff line number Diff line
@@ -143,10 +143,18 @@ 


			ipu2_csi0: port@0 {

				reg = <0>;



				ipu2_csi0_from_mipi_vc2: endpoint {

					remote-endpoint = <&mipi_vc2_to_ipu2_csi0>;

				};

			};



			ipu2_csi1: port@1 {

				reg = <1>;



				ipu2_csi1_from_ipu2_csi1_mux: endpoint {

					remote-endpoint = <&ipu2_csi1_mux_to_ipu2_csi1>;

				};

			};



			ipu2_di0: port@2 {
@@ -246,6 +254,68 @@ 
	gpio-ranges = <&iomuxc 0 172 9>, <&iomuxc 9 189 2>, <&iomuxc 11 146 3>;

};



&gpr {

	ipu1_csi0_mux {

		compatible = "video-mux";

		mux-controls = <&mux 0>;

		#address-cells = <1>;

		#size-cells = <0>;



		port@0 {

			reg = <0>;



			ipu1_csi0_mux_from_mipi_vc0: endpoint {

				remote-endpoint = <&mipi_vc0_to_ipu1_csi0_mux>;

			};

		};



		port@1 {

			reg = <1>;



			ipu1_csi0_mux_from_parallel_sensor: endpoint {

			};

		};



		port@2 {

			reg = <2>;



			ipu1_csi0_mux_to_ipu1_csi0: endpoint {

				remote-endpoint = <&ipu1_csi0_from_ipu1_csi0_mux>;

			};

		};

	};



	ipu2_csi1_mux {

		compatible = "video-mux";

		mux-controls = <&mux 1>;

		#address-cells = <1>;

		#size-cells = <0>;



		port@0 {

			reg = <0>;



			ipu2_csi1_mux_from_mipi_vc3: endpoint {

				remote-endpoint = <&mipi_vc3_to_ipu2_csi1_mux>;

			};

		};



		port@1 {

			reg = <1>;



			ipu2_csi1_mux_from_parallel_sensor: endpoint {

			};

		};



		port@2 {

			reg = <2>;



			ipu2_csi1_mux_to_ipu2_csi1: endpoint {

				remote-endpoint = <&ipu2_csi1_from_ipu2_csi1_mux>;

			};

		};

	};

};



&hdmi {

	compatible = "fsl,imx6q-hdmi";
@@ -266,6 +336,12 @@ 
	};

};



&ipu1_csi1 {

	ipu1_csi1_from_mipi_vc1: endpoint {

		remote-endpoint = <&mipi_vc1_to_ipu1_csi1>;

	};

};



&ldb {

	clocks = <&clks IMX6QDL_CLK_LDB_DI0_SEL>, <&clks IMX6QDL_CLK_LDB_DI1_SEL>,

		 <&clks IMX6QDL_CLK_IPU1_DI0_SEL>, <&clks IMX6QDL_CLK_IPU1_DI1_SEL>,
@@ -312,6 +388,40 @@ 
	};

};



&mipi_csi {

	port@1 {

		reg = <1>;



		mipi_vc0_to_ipu1_csi0_mux: endpoint {

			remote-endpoint = <&ipu1_csi0_mux_from_mipi_vc0>;

		};

	};



	port@2 {

		reg = <2>;



		mipi_vc1_to_ipu1_csi1: endpoint {

			remote-endpoint = <&ipu1_csi1_from_mipi_vc1>;

		};

	};



	port@3 {

		reg = <3>;



		mipi_vc2_to_ipu2_csi0: endpoint {

			remote-endpoint = <&ipu2_csi0_from_mipi_vc2>;

		};

	};



	port@4 {

		reg = <4>;



		mipi_vc3_to_ipu2_csi1_mux: endpoint {

			remote-endpoint = <&ipu2_csi1_mux_from_mipi_vc3>;

		};

	};

};



&mipi_dsi {

	ports {

		port@2 {

arch/arm/boot/dts/imx6qdl.dtsi

+6 −0
Original line number Diff line number Diff line
@@ -1160,6 +1160,8 @@ 
			mipi_csi: mipi@021dc000 {

				compatible = "fsl,imx6-mipi-csi2";

				reg = <0x021dc000 0x4000>;

				#address-cells = <1>;

				#size-cells = <0>;

				interrupts = <0 100 0x04>, <0 101 0x04>;

				clocks = <&clks IMX6QDL_CLK_HSI_TX>,

					 <&clks IMX6QDL_CLK_VIDEO_27M>,
@@ -1267,6 +1269,10 @@ 


			ipu1_csi0: port@0 {

				reg = <0>;



				ipu1_csi0_from_ipu1_csi0_mux: endpoint {

					remote-endpoint = <&ipu1_csi0_mux_to_ipu1_csi0>;

				};

			};



			ipu1_csi1: port@1 {

CRA Git | Maintained and supported by SUSTech CRA and CCSE