Commit 24e8c1a6 authored by Manuel Lauss's avatar Manuel Lauss Committed by Ralf Baechle
Browse files

MIPS: Alchemy: merge PB1550 support into DB1550 code 



The PB1550 is more or less a DB1550 without the PCI IDE controller,
a more complicated (read: configurable) Flash setup and some other
minor changes.  Like the DB1550 it can be automatically detected by
reading the CPLD ID register bits.

This patch adds PB1550 detection and setup to the DB1550 code.

Signed-off-by: default avatarManuel Lauss <manuel.lauss@gmail.com>
Cc: linux-mips@linux-mips.org
Patchwork: https://patchwork.linux-mips.org/patch/4337/


Signed-off-by: default avatarRalf Baechle <ralf@linux-mips.org>
parent bd8510df

arch/mips/alchemy/Kconfig

+1 −10
Original line number Diff line number Diff line
@@ -37,7 +37,7 @@ config MIPS_DB1000 
	select SYS_HAS_EARLY_PRINTK



config MIPS_DB1235

	bool "Alchemy DB1200/PB1200/DB1300/DB1550 boards"

	bool "Alchemy DB1200/PB1200/DB1300/DB1550/PB1550 boards"

	select ARCH_REQUIRE_GPIOLIB

	select HW_HAS_PCI

	select DMA_COHERENT
@@ -62,15 +62,6 @@ config MIPS_PB1500 
	select SYS_SUPPORTS_LITTLE_ENDIAN

	select SYS_HAS_EARLY_PRINTK



config MIPS_PB1550

	bool "Alchemy PB1550 board"

	select ALCHEMY_GPIOINT_AU1000

	select DMA_NONCOHERENT

	select HW_HAS_PCI

	select MIPS_DISABLE_OBSOLETE_IDE

	select SYS_SUPPORTS_LITTLE_ENDIAN

	select SYS_HAS_EARLY_PRINTK



config MIPS_XXS1500

	bool "MyCable XXS1500 board"

	select DMA_NONCOHERENT

arch/mips/alchemy/devboards/Makefile

+0 −1
Original line number Diff line number Diff line
@@ -6,6 +6,5 @@ obj-y += bcsr.o platform.o 
obj-$(CONFIG_PM)		+= pm.o

obj-$(CONFIG_MIPS_PB1100)	+= pb1100.o

obj-$(CONFIG_MIPS_PB1500)	+= pb1500.o

obj-$(CONFIG_MIPS_PB1550)	+= pb1550.o

obj-$(CONFIG_MIPS_DB1000)	+= db1000.o

obj-$(CONFIG_MIPS_DB1235)	+= db1235.o db1200.o db1300.o db1550.o

arch/mips/alchemy/devboards/db1235.c

+13 −3
Original line number Diff line number Diff line
@@ -13,7 +13,7 @@ int __init db1300_board_setup(void); 
int __init db1300_dev_setup(void);

int __init db1550_board_setup(void);

int __init db1550_dev_setup(void);

int __init db1550_pci_setup(void);

int __init db1550_pci_setup(int);



static const char *board_type_str(void)

{
@@ -27,6 +27,9 @@ static const char *board_type_str(void) 
		return "DB1300";

	case BCSR_WHOAMI_DB1550:

		return "DB1550";

	case BCSR_WHOAMI_PB1550_SDR:

	case BCSR_WHOAMI_PB1550_DDR:

		return "PB1550";

	default:

		return "(unknown)";

	}
@@ -61,8 +64,13 @@ void __init board_setup(void) 


int __init db1235_arch_init(void)

{

	if (BCSR_WHOAMI_BOARD(bcsr_read(BCSR_WHOAMI)) == BCSR_WHOAMI_DB1550)

		return db1550_pci_setup();

	int id = BCSR_WHOAMI_BOARD(bcsr_read(BCSR_WHOAMI));

	if (id == BCSR_WHOAMI_DB1550)

		return db1550_pci_setup(0);

	else if ((id == BCSR_WHOAMI_PB1550_SDR) ||

		 (id == BCSR_WHOAMI_PB1550_DDR))

		return db1550_pci_setup(1);



	return 0;

}

arch_initcall(db1235_arch_init);
@@ -77,6 +85,8 @@ int __init db1235_dev_init(void) 
	case BCSR_WHOAMI_DB1300:

		return db1300_dev_setup();

	case BCSR_WHOAMI_DB1550:

	case BCSR_WHOAMI_PB1550_SDR:

	case BCSR_WHOAMI_PB1550_DDR:

		return db1550_dev_setup();

	}

	return 0;

arch/mips/alchemy/devboards/db1550.c

+147 −34
Original line number Diff line number Diff line 
/*

 * Alchemy Db1550 board support

 * Alchemy Db1550/Pb1550 board support

 *

 * (c) 2011 Manuel Lauss <manuel.lauss@googlemail.com>

 */
@@ -17,11 +17,13 @@ 
#include <linux/pm.h>

#include <linux/spi/spi.h>

#include <linux/spi/flash.h>

#include <asm/bootinfo.h>

#include <asm/mach-au1x00/au1000.h>

#include <asm/mach-au1x00/au1xxx_eth.h>

#include <asm/mach-au1x00/au1xxx_dbdma.h>

#include <asm/mach-au1x00/au1xxx_psc.h>

#include <asm/mach-au1x00/au1550_spi.h>

#include <asm/mach-au1x00/au1550nd.h>

#include <asm/mach-db1x00/bcsr.h>

#include <prom.h>

#include "platform.h"
@@ -30,15 +32,14 @@ static void __init db1550_hw_setup(void) 
{

	void __iomem *base;



	alchemy_gpio_direction_output(203, 0);	/* red led on */



	/* complete SPI setup: link psc0_intclk to a 48MHz source,

	 * and assign GPIO16 to PSC0_SYNC1 (SPI cs# line)

	 * and assign GPIO16 to PSC0_SYNC1 (SPI cs# line) as well as PSC1_SYNC

	 * for AC97 on PB1550.

	 */

	base = (void __iomem *)SYS_CLKSRC;

	__raw_writel(__raw_readl(base) | 0x000001e0, base);

	base = (void __iomem *)SYS_PINFUNC;

	__raw_writel(__raw_readl(base) | 1, base);

	__raw_writel(__raw_readl(base) | 1 | SYS_PF_PSC1_S1, base);

	wmb();



	/* reset the AC97 codec now, the reset time in the psc-ac97 driver
@@ -51,8 +52,6 @@ static void __init db1550_hw_setup(void) 
	wmb();

	__raw_writel(PSC_AC97RST_RST, base + PSC_AC97RST_OFFSET);

	wmb();



	alchemy_gpio_direction_output(202, 0);	/* green led on */

}



int __init db1550_board_setup(void)
@@ -62,9 +61,14 @@ int __init db1550_board_setup(void) 
	bcsr_init(DB1550_BCSR_PHYS_ADDR,

		  DB1550_BCSR_PHYS_ADDR + DB1550_BCSR_HEXLED_OFS);



	whoami = bcsr_read(BCSR_WHOAMI);

	printk(KERN_INFO "Alchemy/AMD DB1550 Board, CPLD Rev %d"

		"  Board-ID %d  Daughtercard ID %d\n",

	whoami = bcsr_read(BCSR_WHOAMI); /* PB1550 hexled offset differs */

	if ((BCSR_WHOAMI_BOARD(whoami) == BCSR_WHOAMI_PB1550_SDR) ||

	    (BCSR_WHOAMI_BOARD(whoami) == BCSR_WHOAMI_PB1550_DDR))

		bcsr_init(PB1550_BCSR_PHYS_ADDR,

			  PB1550_BCSR_PHYS_ADDR + PB1550_BCSR_HEXLED_OFS);



	pr_info("Alchemy/AMD %s Board, CPLD Rev %d Board-ID %d  "	\

		"Daughtercard ID %d\n", get_system_type(),

		(whoami >> 4) & 0xf, (whoami >> 8) & 0xf, whoami & 0xf);



	db1550_hw_setup();
@@ -189,6 +193,39 @@ static struct platform_device db1550_nand_dev = { 
	}

};



static struct au1550nd_platdata pb1550_nand_pd = {

	.parts		= db1550_nand_parts,

	.num_parts	= ARRAY_SIZE(db1550_nand_parts),

	.devwidth	= 0,	/* x8 NAND default, needs fixing up */

};



static struct platform_device pb1550_nand_dev = {

	.name		= "au1550-nand",

	.id		= -1,

	.resource	= db1550_nand_res,

	.num_resources	= ARRAY_SIZE(db1550_nand_res),

	.dev		= {

		.platform_data	= &pb1550_nand_pd,

	},

};



static void __init pb1550_nand_setup(void)

{

	int boot_swapboot = (au_readl(MEM_STSTAT) & (0x7 << 1)) |

			    ((bcsr_read(BCSR_STATUS) >> 6) & 0x1);



	gpio_direction_input(206);	/* de-assert NAND CS# */

	switch (boot_swapboot) {

	case 0: case 2: case 8: case 0xC: case 0xD:

		/* x16 NAND Flash */

		pb1550_nand_pd.devwidth = 1;

		/* fallthrough */

	case 1: case 3: case 9: case 0xE: case 0xF:

		/* x8 NAND, already set up */

		platform_device_register(&pb1550_nand_dev);

	}

}



/**********************************************************************/



static struct resource au1550_psc0_res[] = {
@@ -389,6 +426,29 @@ static int db1550_map_pci_irq(const struct pci_dev *d, u8 slot, u8 pin) 
	return -1;

}



static int pb1550_map_pci_irq(const struct pci_dev *d, u8 slot, u8 pin)

{

	if ((slot < 12) || (slot > 13) || pin == 0)

		return -1;

	if (slot == 12) {

		switch (pin) {

		case 1: return AU1500_PCI_INTB;

		case 2: return AU1500_PCI_INTC;

		case 3: return AU1500_PCI_INTD;

		case 4: return AU1500_PCI_INTA;

		}

	}

	if (slot == 13) {

		switch (pin) {

		case 1: return AU1500_PCI_INTA;

		case 2: return AU1500_PCI_INTB;

		case 3: return AU1500_PCI_INTC;

		case 4: return AU1500_PCI_INTD;

		}

	}

	return -1;

}



static struct resource alchemy_pci_host_res[] = {

	[0] = {

		.start	= AU1500_PCI_PHYS_ADDR,
@@ -412,7 +472,6 @@ static struct platform_device db1550_pci_host_dev = { 
/**********************************************************************/



static struct platform_device *db1550_devs[] __initdata = {

	&db1550_nand_dev,

	&db1550_i2c_dev,

	&db1550_ac97_dev,

	&db1550_spi_dev,
@@ -425,14 +484,16 @@ static struct platform_device *db1550_devs[] __initdata = { 
};



/* must be arch_initcall; MIPS PCI scans busses in a subsys_initcall */

int __init db1550_pci_setup(void)

int __init db1550_pci_setup(int id)

{

	if (id)

		db1550_pci_pd.board_map_irq = pb1550_map_pci_irq;

	return platform_device_register(&db1550_pci_host_dev);

}



int __init db1550_dev_setup(void)

static void __init db1550_devices(void)

{

	int swapped;

	alchemy_gpio_direction_output(203, 0);	/* red led on */



	irq_set_irq_type(AU1550_GPIO0_INT, IRQ_TYPE_EDGE_BOTH);  /* CD0# */

	irq_set_irq_type(AU1550_GPIO1_INT, IRQ_TYPE_EDGE_BOTH);  /* CD1# */
@@ -441,6 +502,75 @@ int __init db1550_dev_setup(void) 
	irq_set_irq_type(AU1550_GPIO21_INT, IRQ_TYPE_LEVEL_LOW); /* STSCHG0# */

	irq_set_irq_type(AU1550_GPIO22_INT, IRQ_TYPE_LEVEL_LOW); /* STSCHG1# */



	db1x_register_pcmcia_socket(

		AU1000_PCMCIA_ATTR_PHYS_ADDR,

		AU1000_PCMCIA_ATTR_PHYS_ADDR + 0x000400000 - 1,

		AU1000_PCMCIA_MEM_PHYS_ADDR,

		AU1000_PCMCIA_MEM_PHYS_ADDR  + 0x000400000 - 1,

		AU1000_PCMCIA_IO_PHYS_ADDR,

		AU1000_PCMCIA_IO_PHYS_ADDR   + 0x000010000 - 1,

		AU1550_GPIO3_INT, AU1550_GPIO0_INT,

		/*AU1550_GPIO21_INT*/0, 0, 0);



	db1x_register_pcmcia_socket(

		AU1000_PCMCIA_ATTR_PHYS_ADDR + 0x004000000,

		AU1000_PCMCIA_ATTR_PHYS_ADDR + 0x004400000 - 1,

		AU1000_PCMCIA_MEM_PHYS_ADDR  + 0x004000000,

		AU1000_PCMCIA_MEM_PHYS_ADDR  + 0x004400000 - 1,

		AU1000_PCMCIA_IO_PHYS_ADDR   + 0x004000000,

		AU1000_PCMCIA_IO_PHYS_ADDR   + 0x004010000 - 1,

		AU1550_GPIO5_INT, AU1550_GPIO1_INT,

		/*AU1550_GPIO22_INT*/0, 0, 1);



	platform_device_register(&db1550_nand_dev);



	alchemy_gpio_direction_output(202, 0);	/* green led on */

}



static void __init pb1550_devices(void)

{

	irq_set_irq_type(AU1550_GPIO0_INT, IRQ_TYPE_LEVEL_LOW);

	irq_set_irq_type(AU1550_GPIO1_INT, IRQ_TYPE_LEVEL_LOW);

	irq_set_irq_type(AU1550_GPIO201_205_INT, IRQ_TYPE_LEVEL_HIGH);



	/* enable both PCMCIA card irqs in the shared line */

	alchemy_gpio2_enable_int(201);	/* socket 0 card irq */

	alchemy_gpio2_enable_int(202);	/* socket 1 card irq */



	/* Pb1550, like all others, also has statuschange irqs; however they're

	* wired up on one of the Au1550's shared GPIO201_205 line, which also

	* services the PCMCIA card interrupts.  So we ignore statuschange and

	* use the GPIO201_205 exclusively for card interrupts, since a) pcmcia

	* drivers are used to shared irqs and b) statuschange isn't really use-

	* ful anyway.

	*/

	db1x_register_pcmcia_socket(

		AU1000_PCMCIA_ATTR_PHYS_ADDR,

		AU1000_PCMCIA_ATTR_PHYS_ADDR + 0x000400000 - 1,

		AU1000_PCMCIA_MEM_PHYS_ADDR,

		AU1000_PCMCIA_MEM_PHYS_ADDR  + 0x000400000 - 1,

		AU1000_PCMCIA_IO_PHYS_ADDR,

		AU1000_PCMCIA_IO_PHYS_ADDR   + 0x000010000 - 1,

		AU1550_GPIO201_205_INT, AU1550_GPIO0_INT, 0, 0, 0);



	db1x_register_pcmcia_socket(

		AU1000_PCMCIA_ATTR_PHYS_ADDR + 0x008000000,

		AU1000_PCMCIA_ATTR_PHYS_ADDR + 0x008400000 - 1,

		AU1000_PCMCIA_MEM_PHYS_ADDR  + 0x008000000,

		AU1000_PCMCIA_MEM_PHYS_ADDR  + 0x008400000 - 1,

		AU1000_PCMCIA_IO_PHYS_ADDR   + 0x008000000,

		AU1000_PCMCIA_IO_PHYS_ADDR   + 0x008010000 - 1,

		AU1550_GPIO201_205_INT, AU1550_GPIO1_INT, 0, 0, 1);



	pb1550_nand_setup();

}



int __init db1550_dev_setup(void)

{

	int swapped, id;



	id = (BCSR_WHOAMI_BOARD(bcsr_read(BCSR_WHOAMI)) != BCSR_WHOAMI_DB1550);



	i2c_register_board_info(0, db1550_i2c_devs,

				ARRAY_SIZE(db1550_i2c_devs));

	spi_register_board_info(db1550_spi_devs,
@@ -461,27 +591,10 @@ int __init db1550_dev_setup(void) 
	    (void __iomem *)KSEG1ADDR(AU1550_PSC2_PHYS_ADDR) + PSC_SEL_OFFSET);

	wmb();



	db1x_register_pcmcia_socket(

		AU1000_PCMCIA_ATTR_PHYS_ADDR,

		AU1000_PCMCIA_ATTR_PHYS_ADDR + 0x000400000 - 1,

		AU1000_PCMCIA_MEM_PHYS_ADDR,

		AU1000_PCMCIA_MEM_PHYS_ADDR  + 0x000400000 - 1,

		AU1000_PCMCIA_IO_PHYS_ADDR,

		AU1000_PCMCIA_IO_PHYS_ADDR   + 0x000010000 - 1,

		AU1550_GPIO3_INT, AU1550_GPIO0_INT,

		/*AU1550_GPIO21_INT*/0, 0, 0);



	db1x_register_pcmcia_socket(

		AU1000_PCMCIA_ATTR_PHYS_ADDR + 0x004000000,

		AU1000_PCMCIA_ATTR_PHYS_ADDR + 0x004400000 - 1,

		AU1000_PCMCIA_MEM_PHYS_ADDR  + 0x004000000,

		AU1000_PCMCIA_MEM_PHYS_ADDR  + 0x004400000 - 1,

		AU1000_PCMCIA_IO_PHYS_ADDR   + 0x004000000,

		AU1000_PCMCIA_IO_PHYS_ADDR   + 0x004010000 - 1,

		AU1550_GPIO5_INT, AU1550_GPIO1_INT,

		/*AU1550_GPIO22_INT*/0, 0, 1);

	id ? pb1550_devices() : db1550_devices();



	swapped = bcsr_read(BCSR_STATUS) & BCSR_STATUS_DB1000_SWAPBOOT;

	swapped = bcsr_read(BCSR_STATUS) &

	       (id ? BCSR_STATUS_PB1550_SWAPBOOT : BCSR_STATUS_DB1000_SWAPBOOT);

	db1x_register_norflash(128 << 20, 4, swapped);



	return platform_add_devices(db1550_devs, ARRAY_SIZE(db1550_devs));

arch/mips/alchemy/devboards/pb1550.c

deleted100644 → 0
+0 −244
Original line number Diff line number Diff line 
/*

 * Pb1550 board support.

 *

 * Copyright (C) 2009-2011 Manuel Lauss

 *

 * This program is free software; you can redistribute it and/or modify

 * it under the terms of the GNU General Public License as published by

 * the Free Software Foundation; either version 2 of the License, or

 * (at your option) any later version.

 *

 * This program is distributed in the hope that it will be useful,

 * but WITHOUT ANY WARRANTY; without even the implied warranty of

 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the

 * GNU General Public License for more details.

 *

 * You should have received a copy of the GNU General Public License

 * along with this program; if not, write to the Free Software

 * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA  02110-1301  USA

 */



#include <linux/dma-mapping.h>

#include <linux/init.h>

#include <linux/interrupt.h>

#include <linux/platform_device.h>

#include <asm/mach-au1x00/au1000.h>

#include <asm/mach-au1x00/au1xxx_dbdma.h>

#include <asm/mach-au1x00/au1550nd.h>

#include <asm/mach-au1x00/gpio.h>

#include <asm/mach-db1x00/bcsr.h>

#include "platform.h"



const char *get_system_type(void)

{

	return "PB1550";

}



void __init board_setup(void)

{

	u32 pin_func;



	bcsr_init(PB1550_BCSR_PHYS_ADDR,

		  PB1550_BCSR_PHYS_ADDR + PB1550_BCSR_HEXLED_OFS);



	alchemy_gpio2_enable();



	/*

	 * Enable PSC1 SYNC for AC'97.  Normaly done in audio driver,

	 * but it is board specific code, so put it here.

	 */

	pin_func = au_readl(SYS_PINFUNC);

	au_sync();

	pin_func |= SYS_PF_MUST_BE_SET | SYS_PF_PSC1_S1;

	au_writel(pin_func, SYS_PINFUNC);



	bcsr_write(BCSR_PCMCIA, 0);	/* turn off PCMCIA power */



	printk(KERN_INFO "AMD Alchemy Pb1550 Board\n");

}



/******************************************************************************/



static int pb1550_map_pci_irq(const struct pci_dev *d, u8 slot, u8 pin)

{

	if ((slot < 12) || (slot > 13) || pin == 0)

		return -1;

	if (slot == 12) {

		switch (pin) {

		case 1: return AU1500_PCI_INTB;

		case 2: return AU1500_PCI_INTC;

		case 3: return AU1500_PCI_INTD;

		case 4: return AU1500_PCI_INTA;

		}

	}

	if (slot == 13) {

		switch (pin) {

		case 1: return AU1500_PCI_INTA;

		case 2: return AU1500_PCI_INTB;

		case 3: return AU1500_PCI_INTC;

		case 4: return AU1500_PCI_INTD;

		}

	}

	return -1;

}



static struct resource alchemy_pci_host_res[] = {

	[0] = {

		.start	= AU1500_PCI_PHYS_ADDR,

		.end	= AU1500_PCI_PHYS_ADDR + 0xfff,

		.flags	= IORESOURCE_MEM,

	},

};



static struct alchemy_pci_platdata pb1550_pci_pd = {

	.board_map_irq	= pb1550_map_pci_irq,

};



static struct platform_device pb1550_pci_host = {

	.dev.platform_data = &pb1550_pci_pd,

	.name		= "alchemy-pci",

	.id		= 0,

	.num_resources	= ARRAY_SIZE(alchemy_pci_host_res),

	.resource	= alchemy_pci_host_res,

};



static struct resource au1550_psc2_res[] = {

	[0] = {

		.start	= AU1550_PSC2_PHYS_ADDR,

		.end	= AU1550_PSC2_PHYS_ADDR + 0xfff,

		.flags	= IORESOURCE_MEM,

	},

	[1] = {

		.start	= AU1550_PSC2_INT,

		.end	= AU1550_PSC2_INT,

		.flags	= IORESOURCE_IRQ,

	},

	[2] = {

		.start	= AU1550_DSCR_CMD0_PSC2_TX,

		.end	= AU1550_DSCR_CMD0_PSC2_TX,

		.flags	= IORESOURCE_DMA,

	},

	[3] = {

		.start	= AU1550_DSCR_CMD0_PSC2_RX,

		.end	= AU1550_DSCR_CMD0_PSC2_RX,

		.flags	= IORESOURCE_DMA,

	},

};



static struct platform_device pb1550_i2c_dev = {

	.name		= "au1xpsc_smbus",

	.id		= 0,	/* bus number */

	.num_resources	= ARRAY_SIZE(au1550_psc2_res),

	.resource	= au1550_psc2_res,

};



static struct mtd_partition pb1550_nand_parts[] = {

	[0] = {

		.name	= "NAND FS 0",

		.offset	= 0,

		.size	= 8 * 1024 * 1024,

	},

	[1] = {

		.name	= "NAND FS 1",

		.offset	= MTDPART_OFS_APPEND,

		.size	= MTDPART_SIZ_FULL,

	},

};



static struct au1550nd_platdata pb1550_nand_pd = {

	.parts		= pb1550_nand_parts,

	.num_parts	= ARRAY_SIZE(pb1550_nand_parts),

	.devwidth	= 0,	/* x8 NAND default, needs fixing up */

};



static struct resource pb1550_nand_res[] = {

	[0] = {

		.start	= 0x20000000,

		.end	= 0x20000fff,

		.flags	= IORESOURCE_MEM,

	},

};



static struct platform_device pb1550_nand_dev = {

	.name		= "au1550-nand",

	.id		= -1,

	.resource	= pb1550_nand_res,

	.num_resources	= ARRAY_SIZE(pb1550_nand_res),

	.dev		= {

		.platform_data	= &pb1550_nand_pd,

	},

};



static void __init pb1550_nand_setup(void)

{

	int boot_swapboot = (au_readl(MEM_STSTAT) & (0x7 << 1)) |

			    ((bcsr_read(BCSR_STATUS) >> 6) & 0x1);



	switch (boot_swapboot) {

	case 0:

	case 2:

	case 8:

	case 0xC:

	case 0xD:

		/* x16 NAND Flash */

		pb1550_nand_pd.devwidth = 1;

		/* fallthrough */

	case 1:

	case 9:

	case 3:

	case 0xE:

	case 0xF:

		/* x8 NAND, already set up */

		platform_device_register(&pb1550_nand_dev);

	}

}



static int __init pb1550_dev_init(void)

{

	int swapped;



	irq_set_irq_type(AU1550_GPIO0_INT, IRQF_TRIGGER_LOW);

	irq_set_irq_type(AU1550_GPIO1_INT, IRQF_TRIGGER_LOW);

	irq_set_irq_type(AU1550_GPIO201_205_INT, IRQF_TRIGGER_HIGH);



	/* enable both PCMCIA card irqs in the shared line */

	alchemy_gpio2_enable_int(201);

	alchemy_gpio2_enable_int(202);



	/* Pb1550, like all others, also has statuschange irqs; however they're

	* wired up on one of the Au1550's shared GPIO201_205 line, which also

	* services the PCMCIA card interrupts.  So we ignore statuschange and

	* use the GPIO201_205 exclusively for card interrupts, since a) pcmcia

	* drivers are used to shared irqs and b) statuschange isn't really use-

	* ful anyway.

	*/

	db1x_register_pcmcia_socket(

		AU1000_PCMCIA_ATTR_PHYS_ADDR,

		AU1000_PCMCIA_ATTR_PHYS_ADDR + 0x000400000 - 1,

		AU1000_PCMCIA_MEM_PHYS_ADDR,

		AU1000_PCMCIA_MEM_PHYS_ADDR  + 0x000400000 - 1,

		AU1000_PCMCIA_IO_PHYS_ADDR,

		AU1000_PCMCIA_IO_PHYS_ADDR   + 0x000010000 - 1,

		AU1550_GPIO201_205_INT, AU1550_GPIO0_INT, 0, 0, 0);



	db1x_register_pcmcia_socket(

		AU1000_PCMCIA_ATTR_PHYS_ADDR + 0x008000000,

		AU1000_PCMCIA_ATTR_PHYS_ADDR + 0x008400000 - 1,

		AU1000_PCMCIA_MEM_PHYS_ADDR  + 0x008000000,

		AU1000_PCMCIA_MEM_PHYS_ADDR  + 0x008400000 - 1,

		AU1000_PCMCIA_IO_PHYS_ADDR   + 0x008000000,

		AU1000_PCMCIA_IO_PHYS_ADDR   + 0x008010000 - 1,

		AU1550_GPIO201_205_INT, AU1550_GPIO1_INT, 0, 0, 1);



	/* NAND setup */

	gpio_direction_input(206);	/* GPIO206 high */

	pb1550_nand_setup();



	swapped = bcsr_read(BCSR_STATUS) & BCSR_STATUS_PB1550_SWAPBOOT;

	db1x_register_norflash(128 * 1024 * 1024, 4, swapped);

	platform_device_register(&pb1550_pci_host);

	platform_device_register(&pb1550_i2c_dev);



	return 0;

}

arch_initcall(pb1550_dev_init);

CRA Git | Maintained and supported by SUSTech CRA and CCSE