Commit 246e2324 authored by Geert Uytterhoeven's avatar Geert Uytterhoeven
Browse files

clk: renesas: r8a77980: Correct parent clock of PCIEC0 



According to the R-Car Gen3 Hardware Manual Errata for Rev 0.80 of
December 22, 2017, the parent clock of the PCIe module clock on R-Car
V3H is S2D2.

Fixes: ce15783c ("clk: renesas: cpg-mssr: add R8A77980 support")
Signed-off-by: default avatarGeert Uytterhoeven <geert+renesas@glider.be>
Reviewed-by: default avatarSimon Horman <horms+renesas@verge.net.au>
parent 279ebbca

drivers/clk/renesas/r8a77980-cpg-mssr.c

+1 −1
Original line number Diff line number Diff line
@@ -116,7 +116,7 @@ static const struct mssr_mod_clk r8a77980_mod_clks[] __initconst = { 
	DEF_MOD("sys-dmac1",		 218,	R8A77980_CLK_S0D3),

	DEF_MOD("tpu0",			 304,	R8A77980_CLK_S3D4),

	DEF_MOD("sdif",			 314,	R8A77980_CLK_SD0),

	DEF_MOD("pciec0",		 319,	R8A77980_CLK_S3D1),

	DEF_MOD("pciec0",		 319,	R8A77980_CLK_S2D2),

	DEF_MOD("intc-ex",		 407,	R8A77980_CLK_CP),

	DEF_MOD("intc-ap",		 408,	R8A77980_CLK_S0D3),

	DEF_MOD("hscif3",		 517,	R8A77980_CLK_S3D1),

CRA Git | Maintained and supported by SUSTech CRA and CCSE