Commit 2262798c authored by Biju Das's avatar Biju Das Committed by Simon Horman
Browse files

arm64: dts: renesas: r8a774c0: Add TMU device nodes 



This patch adds TMU{0|1|2|3|4} device nodes for r8a774c0 SoC.

Signed-off-by: default avatarBiju Das <biju.das@bp.renesas.com>
Reviewed-by: default avatarGeert Uytterhoeven <geert+renesas@glider.be>
Signed-off-by: default avatarSimon Horman <horms+renesas@verge.net.au>
parent fa930bb6

arch/arm64/boot/dts/renesas/r8a774c0.dtsi

+65 −0
Original line number Diff line number Diff line
@@ -378,6 +378,71 @@ 
			resets = <&cpg 407>;

		};



		tmu0: timer@e61e0000 {

			compatible = "renesas,tmu-r8a774c0", "renesas,tmu";

			reg = <0 0xe61e0000 0 0x30>;

			interrupts = <GIC_SPI 136 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 137 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 138 IRQ_TYPE_LEVEL_HIGH>;

			clocks = <&cpg CPG_MOD 125>;

			clock-names = "fck";

			power-domains = <&sysc R8A774C0_PD_ALWAYS_ON>;

			resets = <&cpg 125>;

			status = "disabled";

		};



		tmu1: timer@e6fc0000 {

			compatible = "renesas,tmu-r8a774c0", "renesas,tmu";

			reg = <0 0xe6fc0000 0 0x30>;

			interrupts = <GIC_SPI 128 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 129 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 130 IRQ_TYPE_LEVEL_HIGH>;

			clocks = <&cpg CPG_MOD 124>;

			clock-names = "fck";

			power-domains = <&sysc R8A774C0_PD_ALWAYS_ON>;

			resets = <&cpg 124>;

			status = "disabled";

		};



		tmu2: timer@e6fd0000 {

			compatible = "renesas,tmu-r8a774c0", "renesas,tmu";

			reg = <0 0xe6fd0000 0 0x30>;

			interrupts = <GIC_SPI 303 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 304 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 305 IRQ_TYPE_LEVEL_HIGH>;

			clocks = <&cpg CPG_MOD 123>;

			clock-names = "fck";

			power-domains = <&sysc R8A774C0_PD_ALWAYS_ON>;

			resets = <&cpg 123>;

			status = "disabled";

		};



		tmu3: timer@e6fe0000 {

			compatible = "renesas,tmu-r8a774c0", "renesas,tmu";

			reg = <0 0xe6fe0000 0 0x30>;

			interrupts = <GIC_SPI 131 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 132 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 133 IRQ_TYPE_LEVEL_HIGH>;

			clocks = <&cpg CPG_MOD 122>;

			clock-names = "fck";

			power-domains = <&sysc R8A774C0_PD_ALWAYS_ON>;

			resets = <&cpg 122>;

			status = "disabled";

		};



		tmu4: timer@ffc00000 {

			compatible = "renesas,tmu-r8a774c0", "renesas,tmu";

			reg = <0 0xffc00000 0 0x30>;

			interrupts = <GIC_SPI 406 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 407 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 408 IRQ_TYPE_LEVEL_HIGH>;

			clocks = <&cpg CPG_MOD 121>;

			clock-names = "fck";

			power-domains = <&sysc R8A774C0_PD_ALWAYS_ON>;

			resets = <&cpg 121>;

			status = "disabled";

		};



		i2c0: i2c@e6500000 {

			#address-cells = <1>;

			#size-cells = <0>;

CRA Git | Maintained and supported by SUSTech CRA and CCSE