Commit 21b43bd5 authored by Oliver O'Halloran's avatar Oliver O'Halloran Committed by Michael Ellerman
Browse files

powerpc/eeh: Remove VF config space restoration 



There's a bunch of strange things about this code. First up is that none of
the fields being written to are functional for a VF. The SR-IOV
specification lists then as "Reserved, but OS should preserve" so writing
new values to them doesn't do anything and is clearly wrong from a
correctness perspective.

However, since VFs are designed to be managed by the OS there is an
argument to be made that we should be saving and restoring some parts of
config space. We already sort of do that by saving the first 64 bytes of
config space in the eeh_dev (see eeh_dev->config_space[]). This is
inadequate since it doesn't even consider saving and restoring the PCI
capability structures. However, this is a problem with EEH in general and
that needs to be fixed for non-VF devices too.

There's no real reason to keep around this around so delete it.

Signed-off-by: default avatarOliver O'Halloran <oohall@gmail.com>
Reviewed-by: default avatarAlexey Kardashevskiy <aik@ozlabs.ru>
Signed-off-by: default avatarMichael Ellerman <mpe@ellerman.id.au>
Link: https://lore.kernel.org/r/20200725081231.39076-6-oohall@gmail.com
parent a40db934

arch/powerpc/include/asm/eeh.h

+0 −1
Original line number Diff line number Diff line
@@ -314,7 +314,6 @@ int eeh_pe_reset(struct eeh_pe *pe, int option, bool include_passed); 
int eeh_pe_configure(struct eeh_pe *pe);

int eeh_pe_inject_err(struct eeh_pe *pe, int type, int func,

		      unsigned long addr, unsigned long mask);

int eeh_restore_vf_config(struct pci_dn *pdn);



/**

 * EEH_POSSIBLE_ERROR() -- test for possible MMIO failure.

arch/powerpc/kernel/eeh.c

+0 −59
Original line number Diff line number Diff line
@@ -742,65 +742,6 @@ static void eeh_restore_dev_state(struct eeh_dev *edev, void *userdata) 
		pci_restore_state(pdev);

}



int eeh_restore_vf_config(struct pci_dn *pdn)

{

	struct eeh_dev *edev = pdn_to_eeh_dev(pdn);

	u32 devctl, cmd, cap2, aer_capctl;

	int old_mps;



	if (edev->pcie_cap) {

		/* Restore MPS */

		old_mps = (ffs(pdn->mps) - 8) << 5;

		eeh_ops->read_config(pdn, edev->pcie_cap + PCI_EXP_DEVCTL,

				     2, &devctl);

		devctl &= ~PCI_EXP_DEVCTL_PAYLOAD;

		devctl |= old_mps;

		eeh_ops->write_config(pdn, edev->pcie_cap + PCI_EXP_DEVCTL,

				      2, devctl);



		/* Disable Completion Timeout if possible */

		eeh_ops->read_config(pdn, edev->pcie_cap + PCI_EXP_DEVCAP2,

				     4, &cap2);

		if (cap2 & PCI_EXP_DEVCAP2_COMP_TMOUT_DIS) {

			eeh_ops->read_config(pdn,

					     edev->pcie_cap + PCI_EXP_DEVCTL2,

					     4, &cap2);

			cap2 |= PCI_EXP_DEVCTL2_COMP_TMOUT_DIS;

			eeh_ops->write_config(pdn,

					      edev->pcie_cap + PCI_EXP_DEVCTL2,

					      4, cap2);

		}

	}



	/* Enable SERR and parity checking */

	eeh_ops->read_config(pdn, PCI_COMMAND, 2, &cmd);

	cmd |= (PCI_COMMAND_PARITY | PCI_COMMAND_SERR);

	eeh_ops->write_config(pdn, PCI_COMMAND, 2, cmd);



	/* Enable report various errors */

	if (edev->pcie_cap) {

		eeh_ops->read_config(pdn, edev->pcie_cap + PCI_EXP_DEVCTL,

				     2, &devctl);

		devctl &= ~PCI_EXP_DEVCTL_CERE;

		devctl |= (PCI_EXP_DEVCTL_NFERE |

			   PCI_EXP_DEVCTL_FERE |

			   PCI_EXP_DEVCTL_URRE);

		eeh_ops->write_config(pdn, edev->pcie_cap + PCI_EXP_DEVCTL,

				      2, devctl);

	}



	/* Enable ECRC generation and check */

	if (edev->pcie_cap && edev->aer_cap) {

		eeh_ops->read_config(pdn, edev->aer_cap + PCI_ERR_CAP,

				     4, &aer_capctl);

		aer_capctl |= (PCI_ERR_CAP_ECRC_GENE | PCI_ERR_CAP_ECRC_CHKE);

		eeh_ops->write_config(pdn, edev->aer_cap + PCI_ERR_CAP,

				      4, aer_capctl);

	}



	return 0;

}



/**

 * pcibios_set_pcie_reset_state - Set PCI-E reset state

 * @dev: pci device struct

arch/powerpc/platforms/powernv/eeh-powernv.c

+6 −14
Original line number Diff line number Diff line
@@ -1629,20 +1629,12 @@ static int pnv_eeh_restore_config(struct pci_dn *pdn) 
	if (!edev)

		return -EEXIST;



	/*

	 * We have to restore the PCI config space after reset since the

	 * firmware can't see SRIOV VFs.

	 *

	 * FIXME: The MPS, error routing rules, timeout setting are worthy

	 * to be exported by firmware in extendible way.

	 */

	if (edev->physfn) {

		ret = eeh_restore_vf_config(pdn);

	} else {

		phb = pdn->phb->private_data;

	if (edev->physfn)

		return 0;



	phb = edev->controller->private_data;

	ret = opal_pci_reinit(phb->opal_id,

				      OPAL_REINIT_PCI_DEV, config_addr);

	}

			      OPAL_REINIT_PCI_DEV, edev->bdfn);



	if (ret) {

		pr_warn("%s: Can't reinit PCI dev 0x%x (%lld)\n",

arch/powerpc/platforms/pseries/eeh_pseries.c

+1 −25
Original line number Diff line number Diff line
@@ -824,30 +824,6 @@ static int pseries_eeh_write_config(struct pci_dn *pdn, int where, int size, u32 
	return rtas_write_config(pdn, where, size, val);

}



static int pseries_eeh_restore_config(struct pci_dn *pdn)

{

	struct eeh_dev *edev = pdn_to_eeh_dev(pdn);

	s64 ret = 0;



	if (!edev)

		return -EEXIST;



	/*

	 * FIXME: The MPS, error routing rules, timeout setting are worthy

	 * to be exported by firmware in extendible way.

	 */

	if (edev->physfn)

		ret = eeh_restore_vf_config(pdn);



	if (ret) {

		pr_warn("%s: Can't reinit PCI dev 0x%x (%lld)\n",

			__func__, edev->pe_config_addr, ret);

		return -EIO;

	}



	return ret;

}



#ifdef CONFIG_PCI_IOV

int pseries_send_allow_unfreeze(struct pci_dn *pdn,

				u16 *vf_pe_array, int cur_vfs)
@@ -954,7 +930,7 @@ static struct eeh_ops pseries_eeh_ops = { 
	.read_config		= pseries_eeh_read_config,

	.write_config		= pseries_eeh_write_config,

	.next_error		= NULL,

	.restore_config		= pseries_eeh_restore_config,

	.restore_config		= NULL, /* NB: configure_bridge() does this */

#ifdef CONFIG_PCI_IOV

	.notify_resume		= pseries_notify_resume

#endif

CRA Git | Maintained and supported by SUSTech CRA and CCSE