Commit 2122fdc6 authored by Eero Nurkkala's avatar Eero Nurkkala Committed by Mark Brown
Browse files

OMAP: McBSP: Wakeups utilized 



This patch enables the smart idle mode while
McBPS is being utilized. Once it's done,
force idle mode is taken instead. Apart of it,
it also configures what signals will wake mcbsp up.

Signed-off-by: default avatarEero Nurkkala <ext-eero.nurkkala@nokia.com>
Signed-off-by: default avatarEduardo Valentin <eduardo.valentin@nokia.com>
Acked-by: default avatarTony Lindgren <tony@atomide.com>
Signed-off-by: default avatarMark Brown <broonie@opensource.wolfsonmicro.com>
parent 98cb20e8

arch/arm/plat-omap/include/mach/mcbsp.h

+17 −0
Original line number Diff line number Diff line
@@ -138,6 +138,7 @@ 
#define OMAP_MCBSP_REG_THRSH1	0x94

#define OMAP_MCBSP_REG_IRQST	0xA0

#define OMAP_MCBSP_REG_IRQEN	0xA4

#define OMAP_MCBSP_REG_WAKEUPEN	0xA8

#define OMAP_MCBSP_REG_XCCR	0xAC

#define OMAP_MCBSP_REG_RCCR	0xB0
@@ -253,6 +254,8 @@ 
#define RDISABLE		0x0001



/********************** McBSP SYSCONFIG bit definitions ********************/

#define SIDLEMODE(value)	((value)<<3)

#define ENAWAKEUP		0x0004

#define SOFTRST			0x0002



/********************** McBSP DMA operating modes **************************/
@@ -260,6 +263,20 @@ 
#define MCBSP_DMA_MODE_THRESHOLD	1

#define MCBSP_DMA_MODE_FRAME		2



/********************** McBSP WAKEUPEN bit definitions *********************/

#define XEMPTYEOFEN		0x4000

#define XRDYEN			0x0400

#define XEOFEN			0x0200

#define XFSXEN			0x0100

#define XSYNCERREN		0x0080

#define RRDYEN			0x0008

#define REOFEN			0x0004

#define RFSREN			0x0002

#define RSYNCERREN		0x0001

#define WAKEUPEN_ALL		(XEMPTYEOFEN | XRDYEN | XEOFEN | XFSXEN | \

				 XSYNCERREN | RRDYEN | REOFEN | RFSREN | \

				 RSYNCERREN)



/* we don't do multichannel for now */

struct omap_mcbsp_reg_cfg {

	u16 spcr2;

arch/arm/plat-omap/mcbsp.c

+46 −0
Original line number Diff line number Diff line
@@ -305,6 +305,46 @@ int omap_mcbsp_get_dma_op_mode(unsigned int id) 
	return dma_op_mode;

}

EXPORT_SYMBOL(omap_mcbsp_get_dma_op_mode);



static inline void omap34xx_mcbsp_request(struct omap_mcbsp *mcbsp)

{

	/*

	 * Enable wakup behavior, smart idle and all wakeups

	 * REVISIT: some wakeups may be unnecessary

	 */

	if (cpu_is_omap34xx()) {

		u16 syscon;



		syscon = OMAP_MCBSP_READ(mcbsp->io_base, SYSCON);

		syscon &= ~(ENAWAKEUP | SIDLEMODE(0x03));

		syscon |= (ENAWAKEUP | SIDLEMODE(0x02));

		OMAP_MCBSP_WRITE(mcbsp->io_base, SYSCON, syscon);



		OMAP_MCBSP_WRITE(mcbsp->io_base, WAKEUPEN, WAKEUPEN_ALL);

	}

}



static inline void omap34xx_mcbsp_free(struct omap_mcbsp *mcbsp)

{

	/*

	 * Disable wakup behavior, smart idle and all wakeups

	 */

	if (cpu_is_omap34xx()) {

		u16 syscon;

		u16 wakeupen;



		syscon = OMAP_MCBSP_READ(mcbsp->io_base, SYSCON);

		syscon &= ~(ENAWAKEUP | SIDLEMODE(0x03));

		OMAP_MCBSP_WRITE(mcbsp->io_base, SYSCON, syscon);



		wakeupen = OMAP_MCBSP_READ(mcbsp->io_base, WAKEUPEN);

		wakeupen &= ~WAKEUPEN_ALL;

		OMAP_MCBSP_WRITE(mcbsp->io_base, WAKEUPEN, wakeupen);

	}

}

#else

static inline void omap34xx_mcbsp_request(struct omap_mcbsp *mcbsp) {}

static inline void omap34xx_mcbsp_free(struct omap_mcbsp *mcbsp) {}

#endif



/*
@@ -366,6 +406,9 @@ int omap_mcbsp_request(unsigned int id) 
	clk_enable(mcbsp->iclk);

	clk_enable(mcbsp->fclk);



	/* Do procedure specific to omap34xx arch, if applicable */

	omap34xx_mcbsp_request(mcbsp);



	/*

	 * Make sure that transmitter, receiver and sample-rate generator are

	 * not running before activating IRQs.
@@ -414,6 +457,9 @@ void omap_mcbsp_free(unsigned int id) 
	if (mcbsp->pdata && mcbsp->pdata->ops && mcbsp->pdata->ops->free)

		mcbsp->pdata->ops->free(id);



	/* Do procedure specific to omap34xx arch, if applicable */

	omap34xx_mcbsp_free(mcbsp);



	clk_disable(mcbsp->fclk);

	clk_disable(mcbsp->iclk);

CRA Git | Maintained and supported by SUSTech CRA and CCSE