Commit 2111da70 authored by Andi Kleen's avatar Andi Kleen Committed by Arnaldo Carvalho de Melo
Browse files

perf vendor events intel: Update IvyBridge events to v21 



Signed-off-by: default avatarAndi Kleen <ak@linux.intel.com>
Cc: Kan Liang <kan.liang@intel.com>
Cc: Jiri Olsa <jolsa@kernel.org>
Link: https://lkml.kernel.org/r/20190315165219.GA21223@tassilo.jf.intel.com


Signed-off-by: default avatarArnaldo Carvalho de Melo <acme@redhat.com>
parent 59da390e

tools/perf/pmu-events/arch/x86/ivybridge/pipeline.json

+0 −4
Original line number Diff line number Diff line 
[

    {

        "EventCode": "0x00",

        "Counter": "Fixed counter 0",

        "UMask": "0x1",

        "EventName": "INST_RETIRED.ANY",
@@ -9,7 +8,6 @@ 
        "CounterHTOff": "Fixed counter 0"

    },

    {

        "EventCode": "0x00",

        "Counter": "Fixed counter 1",

        "UMask": "0x2",

        "EventName": "CPU_CLK_UNHALTED.THREAD",
@@ -19,7 +17,6 @@ 
    },

    {

        "PublicDescription": "Core cycles when at least one thread on the physical core is not in halt state.",

        "EventCode": "0x00",

        "Counter": "Fixed counter 1",

        "UMask": "0x2",

        "AnyThread": "1",
@@ -29,7 +26,6 @@ 
        "CounterHTOff": "Fixed counter 1"

    },

    {

        "EventCode": "0x00",

        "Counter": "Fixed counter 2",

        "UMask": "0x3",

        "EventName": "CPU_CLK_UNHALTED.REF_TSC",

tools/perf/pmu-events/arch/x86/ivybridge/cache.json

+5 −5

File changed.

Contains only whitespace changes.

CRA Git | Maintained and supported by SUSTech CRA and CCSE