Commit 1c8408e3 authored by Heiko Stuebner's avatar Heiko Stuebner Committed by Kukjin Kim
Browse files

ARM: S3C24XX: handle s3c2412 eints using new infrastructure 



The s3c2412 handles the eints 0 to 3 different than all the other SoCs
of the 24xx range. These eints must be acked and masked in the regular
bits as well as the bits 0 to 3 of the eint registers, which are unused
on the other SoCs.

This of course can be realized using the new infrastructure with the
eint bits in the main register being the parent interrupts of the
same bits in the eint register.

The s3c2412 therefore gets its own IRQ_EINT0 to 4 constants that
reside in the newly created gap before IRQ_EINT4. gpio-samsung, as the
only user of these is modified to return the correct values when
handling gpio_to_irq requests on s3c2412 based machines.

Due to lack of hardware this is compile tested only, but should
hopefully work as intended.

Signed-off-by: default avatarHeiko Stuebner <heiko@sntech.de>
Signed-off-by: default avatarKukjin Kim <kgene.kim@samsung.com>
parent 9eecbe50

arch/arm/mach-s3c24xx/include/mach/irqs.h

+4 −0
Original line number Diff line number Diff line
@@ -59,6 +59,10 @@ 
#define IRQ_ADCPARENT  S3C2410_IRQ(31)



/* interrupts generated from the external interrupts sources */

#define IRQ_EINT0_2412 S3C2410_IRQ(32)

#define IRQ_EINT1_2412 S3C2410_IRQ(33)

#define IRQ_EINT2_2412 S3C2410_IRQ(34)

#define IRQ_EINT3_2412 S3C2410_IRQ(35)

#define IRQ_EINT4      S3C2410_IRQ(36)	   /* 52 */

#define IRQ_EINT5      S3C2410_IRQ(37)

#define IRQ_EINT6      S3C2410_IRQ(38)

arch/arm/mach-s3c24xx/irq.c

+36 −82
Original line number Diff line number Diff line
@@ -342,7 +342,10 @@ static int s3c24xx_irq_map(struct irq_domain *h, unsigned int virq, 
	case S3C_IRQTYPE_NONE:

		return 0;

	case S3C_IRQTYPE_EINT:

		if (irq_data->parent_irq)

		/* On the S3C2412, the EINT0to3 have a parent irq

		 * but need the s3c_irq_eint0t4 chip

		 */

		if (irq_data->parent_irq && (!soc_is_s3c2412() || hw >= 4))

			irq_set_chip_and_handler(virq, &s3c_irqext_chip,

						 handle_edge_irq);

		else
@@ -623,10 +626,10 @@ void __init s3c24xx_init_irq(void) 


#ifdef CONFIG_CPU_S3C2412

static struct s3c_irq_data init_s3c2412base[32] = {

	{ .type = S3C_IRQTYPE_EINT, }, /* EINT0 */

	{ .type = S3C_IRQTYPE_EINT, }, /* EINT1 */

	{ .type = S3C_IRQTYPE_EINT, }, /* EINT2 */

	{ .type = S3C_IRQTYPE_EINT, }, /* EINT3 */

	{ .type = S3C_IRQTYPE_LEVEL, }, /* EINT0 */

	{ .type = S3C_IRQTYPE_LEVEL, }, /* EINT1 */

	{ .type = S3C_IRQTYPE_LEVEL, }, /* EINT2 */

	{ .type = S3C_IRQTYPE_LEVEL, }, /* EINT3 */

	{ .type = S3C_IRQTYPE_LEVEL, }, /* EINT4to7 */

	{ .type = S3C_IRQTYPE_LEVEL, }, /* EINT8to23 */

	{ .type = S3C_IRQTYPE_NONE, }, /* reserved */
@@ -657,6 +660,33 @@ static struct s3c_irq_data init_s3c2412base[32] = { 
	{ .type = S3C_IRQTYPE_LEVEL, }, /* ADCPARENT */

};



static struct s3c_irq_data init_s3c2412eint[32] = {

	{ .type = S3C_IRQTYPE_EINT, .parent_irq = 0 }, /* EINT0 */

	{ .type = S3C_IRQTYPE_EINT, .parent_irq = 1 }, /* EINT1 */

	{ .type = S3C_IRQTYPE_EINT, .parent_irq = 2 }, /* EINT2 */

	{ .type = S3C_IRQTYPE_EINT, .parent_irq = 3 }, /* EINT3 */

	{ .type = S3C_IRQTYPE_EINT, .parent_irq = 4 }, /* EINT4 */

	{ .type = S3C_IRQTYPE_EINT, .parent_irq = 4 }, /* EINT5 */

	{ .type = S3C_IRQTYPE_EINT, .parent_irq = 4 }, /* EINT6 */

	{ .type = S3C_IRQTYPE_EINT, .parent_irq = 4 }, /* EINT7 */

	{ .type = S3C_IRQTYPE_EINT, .parent_irq = 5 }, /* EINT8 */

	{ .type = S3C_IRQTYPE_EINT, .parent_irq = 5 }, /* EINT9 */

	{ .type = S3C_IRQTYPE_EINT, .parent_irq = 5 }, /* EINT10 */

	{ .type = S3C_IRQTYPE_EINT, .parent_irq = 5 }, /* EINT11 */

	{ .type = S3C_IRQTYPE_EINT, .parent_irq = 5 }, /* EINT12 */

	{ .type = S3C_IRQTYPE_EINT, .parent_irq = 5 }, /* EINT13 */

	{ .type = S3C_IRQTYPE_EINT, .parent_irq = 5 }, /* EINT14 */

	{ .type = S3C_IRQTYPE_EINT, .parent_irq = 5 }, /* EINT15 */

	{ .type = S3C_IRQTYPE_EINT, .parent_irq = 5 }, /* EINT16 */

	{ .type = S3C_IRQTYPE_EINT, .parent_irq = 5 }, /* EINT17 */

	{ .type = S3C_IRQTYPE_EINT, .parent_irq = 5 }, /* EINT18 */

	{ .type = S3C_IRQTYPE_EINT, .parent_irq = 5 }, /* EINT19 */

	{ .type = S3C_IRQTYPE_EINT, .parent_irq = 5 }, /* EINT20 */

	{ .type = S3C_IRQTYPE_EINT, .parent_irq = 5 }, /* EINT21 */

	{ .type = S3C_IRQTYPE_EINT, .parent_irq = 5 }, /* EINT22 */

	{ .type = S3C_IRQTYPE_EINT, .parent_irq = 5 }, /* EINT23 */

};



static struct s3c_irq_data init_s3c2412subint[32] = {

	{ .type = S3C_IRQTYPE_LEVEL, .parent_irq = 28 }, /* UART0-RX */

	{ .type = S3C_IRQTYPE_LEVEL, .parent_irq = 28 }, /* UART0-TX */
@@ -675,77 +705,9 @@ static struct s3c_irq_data init_s3c2412subint[32] = { 
	{ .type = S3C_IRQTYPE_LEVEL, .parent_irq = 21 }, /* CF */

};



/* the s3c2412 changes the behaviour of IRQ_EINT0 through IRQ_EINT3 by

 * having them turn up in both the INT* and the EINT* registers. Whilst

 * both show the status, they both now need to be acked when the IRQs

 * go off.

*/



static void

s3c2412_irq_mask(struct irq_data *data)

{

	unsigned long bitval = 1UL << (data->irq - IRQ_EINT0);

	unsigned long mask;



	mask = __raw_readl(S3C2410_INTMSK);

	__raw_writel(mask | bitval, S3C2410_INTMSK);



	mask = __raw_readl(S3C2412_EINTMASK);

	__raw_writel(mask | bitval, S3C2412_EINTMASK);

}



static inline void

s3c2412_irq_ack(struct irq_data *data)

{

	unsigned long bitval = 1UL << (data->irq - IRQ_EINT0);



	__raw_writel(bitval, S3C2412_EINTPEND);

	__raw_writel(bitval, S3C2410_SRCPND);

	__raw_writel(bitval, S3C2410_INTPND);

}



static inline void

s3c2412_irq_maskack(struct irq_data *data)

{

	unsigned long bitval = 1UL << (data->irq - IRQ_EINT0);

	unsigned long mask;



	mask = __raw_readl(S3C2410_INTMSK);

	__raw_writel(mask|bitval, S3C2410_INTMSK);



	mask = __raw_readl(S3C2412_EINTMASK);

	__raw_writel(mask | bitval, S3C2412_EINTMASK);



	__raw_writel(bitval, S3C2412_EINTPEND);

	__raw_writel(bitval, S3C2410_SRCPND);

	__raw_writel(bitval, S3C2410_INTPND);

}



static void

s3c2412_irq_unmask(struct irq_data *data)

{

	unsigned long bitval = 1UL << (data->irq - IRQ_EINT0);

	unsigned long mask;



	mask = __raw_readl(S3C2412_EINTMASK);

	__raw_writel(mask & ~bitval, S3C2412_EINTMASK);



	mask = __raw_readl(S3C2410_INTMSK);

	__raw_writel(mask & ~bitval, S3C2410_INTMSK);

}



static struct irq_chip s3c2412_irq_eint0t4 = {

	.irq_ack	= s3c2412_irq_ack,

	.irq_mask	= s3c2412_irq_mask,

	.irq_unmask	= s3c2412_irq_unmask,

	.irq_set_wake	= s3c_irq_wake,

	.irq_set_type	= s3c_irqext_type,

};



void s3c2412_init_irq(void)

{

	struct s3c_irq_intc *main_intc;

	unsigned int irqno;



	pr_info("S3C2412: IRQ Support\n");
@@ -759,16 +721,8 @@ void s3c2412_init_irq(void) 
		return;

	}



	s3c24xx_init_intc(NULL, &init_eint[0], main_intc, 0x560000a4);

	s3c24xx_init_intc(NULL, &init_s3c2412eint[0], main_intc, 0x560000a4);

	s3c24xx_init_intc(NULL, &init_s3c2412subint[0], main_intc, 0x4a000018);



	/* special handling for eints 0 to 3 */



	for (irqno = IRQ_EINT0; irqno <= IRQ_EINT3; irqno++) {

		irq_set_chip_and_handler(irqno, &s3c2412_irq_eint0t4,

					 handle_edge_irq);

		set_irq_flags(irqno, IRQF_VALID);

	}

}

#endif

drivers/gpio/gpio-samsung.c

+4 −1
Original line number Diff line number Diff line
@@ -1123,6 +1123,9 @@ int samsung_gpiolib_to_irq(struct gpio_chip *chip, unsigned int offset) 
static int s3c24xx_gpiolib_fbank_to_irq(struct gpio_chip *chip, unsigned offset)

{

	if (offset < 4)

		if (soc_is_s3c2412())

			return IRQ_EINT0_2412 + offset;

		else

			return IRQ_EINT0 + offset;



	if (offset < 8)

CRA Git | Maintained and supported by SUSTech CRA and CCSE