Commit 1bd493e3 authored by Tony Cheng's avatar Tony Cheng Committed by Alex Deucher
Browse files

drm/amd/display: Expose configure_encoder for link_encoder 



Signed-off-by: default avatarTony Cheng <tony.cheng@amd.com>
Reviewed-by: default avatarCharlene Liu <Charlene.Liu@amd.com>
Acked-by: default avatarHarry Wentland <harry.wentland@amd.com>
Signed-off-by: default avatarAlex Deucher <alexander.deucher@amd.com>
parent 8e8539c2

drivers/gpu/drm/amd/display/dc/dcn10/dcn10_link_encoder.c

+1 −2
Original line number Diff line number Diff line
@@ -445,12 +445,11 @@ static uint8_t get_frontend_source( 
	}

}



static void configure_encoder(

void configure_encoder(

	struct dcn10_link_encoder *enc10,

	const struct dc_link_settings *link_settings)

{

	/* set number of lanes */



	REG_SET(DP_CONFIG, 0,

			DP_UDI_LANES, link_settings->lane_count - LANE_COUNT_ONE);

drivers/gpu/drm/amd/display/dc/dcn10/dcn10_link_encoder.h

+4 −0
Original line number Diff line number Diff line
@@ -271,6 +271,10 @@ void dcn10_link_encoder_setup( 
	struct link_encoder *enc,

	enum signal_type signal);



void configure_encoder(

	struct dcn10_link_encoder *enc10,

	const struct dc_link_settings *link_settings);



/* enables TMDS PHY output */

/* TODO: still need depth or just pass in adjusted pixel clock? */

void dcn10_link_encoder_enable_tmds_output(

CRA Git | Maintained and supported by SUSTech CRA and CCSE