Commit 1af5fa1b authored by Chris Wilson's avatar Chris Wilson
Browse files

drm/i915/dp: Flush the PLL register write before sleeping 



Signed-off-by: default avatarChris Wilson <chris@chris-wilson.co.uk>
parent 2c9d9754

drivers/gpu/drm/i915/intel_dp.c

+1 −0
Original line number Diff line number Diff line
@@ -883,6 +883,7 @@ static void ironlake_edp_pll_off(struct drm_encoder *encoder) 
	dpa_ctl = I915_READ(DP_A);

	dpa_ctl |= DP_PLL_ENABLE;

	I915_WRITE(DP_A, dpa_ctl);

	POSTING_READ(DP_A);

	udelay(200);

}

CRA Git | Maintained and supported by SUSTech CRA and CCSE