Commit 1adcbea4 authored by Alan Tull's avatar Alan Tull Committed by Rob Herring
Browse files

ARM: socfpga: add bindings doc for arria10 fpga manager 



Add a device tree bindings document for the SoCFPGA Arria10
FPGA Manager driver.

Signed-off-by: default avatarAlan Tull <atull@opensource.altera.com>
Acked-by: default avatarRob Herring <robh@kernel.org>
Acked-By: default avatarMoritz Fischer <moritz.fischer@ettus.com>
Signed-off-by: default avatarRob Herring <robh@kernel.org>
parent e3d19244

Documentation/devicetree/bindings/fpga/altera-socfpga-a10-fpga-mgr.txt

0 → 100644
+19 −0
Original line number Diff line number Diff line 
Altera SOCFPGA Arria10 FPGA Manager



Required properties:

- compatible : should contain "altr,socfpga-a10-fpga-mgr"

- reg        : base address and size for memory mapped io.

               - The first index is for FPGA manager register access.

               - The second index is for writing FPGA configuration data.

- resets     : Phandle and reset specifier for the device's reset.

- clocks     : Clocks used by the device.



Example:



	fpga_mgr: fpga-mgr@ffd03000 {

		compatible = "altr,socfpga-a10-fpga-mgr";

		reg = <0xffd03000 0x100

		       0xffcfe400 0x20>;

		clocks = <&l4_mp_clk>;

		resets = <&rst FPGAMGR_RESET>;

	};

CRA Git | Maintained and supported by SUSTech CRA and CCSE