Commit 1a94b65b authored by Vinod Koul's avatar Vinod Koul Committed by Andy Gross
Browse files

arm64: dts: qcom: qcs404: add spmi node 



PMS405 is used in QCS405-EVB so include that with SPMI nodes

Reviewed-by: default avatarBjorn Andersson <bjorn.andersson@linaro.org>
Signed-off-by: default avatarVinod Koul <vkoul@kernel.org>
Signed-off-by: default avatarAndy Gross <andy.gross@linaro.org>
parent 06e2ddba

arch/arm64/boot/dts/qcom/qcs404-evb.dtsi

+1 −0
Original line number Diff line number Diff line
@@ -2,6 +2,7 @@ 
// Copyright (c) 2018, Linaro Limited



#include "qcs404.dtsi"

#include "pms405.dtsi"



/ {

	aliases {

arch/arm64/boot/dts/qcom/qcs404.dtsi

+18 −0
Original line number Diff line number Diff line
@@ -181,6 +181,24 @@ 
			reg = <0x01905000 0x20000>;

		};



		spmi_bus: spmi@200f000 {

			compatible = "qcom,spmi-pmic-arb";

			reg = <0x0200f000 0x001000>,

			      <0x02400000 0x800000>,

			      <0x02c00000 0x800000>,

			      <0x03800000 0x200000>,

			      <0x0200a000 0x002100>;

			reg-names = "core", "chnls", "obsrvr", "intr", "cnfg";

			interrupt-names = "periph_irq";

			interrupts = <GIC_SPI 190 IRQ_TYPE_LEVEL_HIGH>;

			qcom,ee = <0>;

			qcom,channel = <0>;

			#address-cells = <2>;

			#size-cells = <0>;

			interrupt-controller;

			#interrupt-cells = <4>;

		};



		sdcc1: sdcc@7804000 {

			compatible = "qcom,sdhci-msm-v5";

			reg = <0x07804000 0x1000>, <0x7805000 0x1000>;

CRA Git | Maintained and supported by SUSTech CRA and CCSE