Commit 1a34275d authored by Tony Lindgren's avatar Tony Lindgren Committed by Michael Turquette
Browse files

clk: ti: Initialize clocks for dm816x 



The clocks on ti81xx are not compatible with omap3. On dm816x
the clock source is a FAPLL (Flying Adder PLL), and on dm814x
there seems to be an APLL (All Digital PLL).

Let's fix up things for dm816x in preparation for adding the
FAPLL support. As we already have a dummy ti81xx_dt_clk_init()
in place, let's use that for now to avoid adding a dependency
to the omap patches.

Later on if somebody adds dm814x support we can split the
ti81xx_dt_clk_init() clock init function as needed.

Cc: Brian Hutchinson <b.hutchman@gmail.com>
Cc: Paul Walmsley <paul@pwsan.com>
Cc: Tero Kristo <t-kristo@ti.com>
Signed-off-by: default avatarTony Lindgren <tony@atomide.com>
Signed-off-by: default avatarMichael Turquette <mturquette@linaro.org>
parent 163152cb

drivers/clk/ti/Makefile

+1 −1
Original line number Diff line number Diff line
@@ -3,7 +3,7 @@ obj-y += clk.o autoidle.o clockdomain.o 
clk-common				= dpll.o composite.o divider.o gate.o \

					  fixed-factor.o mux.o apll.o

obj-$(CONFIG_SOC_AM33XX)		+= $(clk-common) clk-33xx.o

obj-$(CONFIG_SOC_TI81XX)		+= $(clk-common) fapll.o

obj-$(CONFIG_SOC_TI81XX)		+= $(clk-common) fapll.o clk-816x.o

obj-$(CONFIG_ARCH_OMAP2)		+= $(clk-common) interface.o clk-2xxx.o

obj-$(CONFIG_ARCH_OMAP3)		+= $(clk-common) interface.o clk-3xxx.o

obj-$(CONFIG_ARCH_OMAP4)		+= $(clk-common) clk-44xx.o

drivers/clk/ti/clk-3xxx.c

+1 −7
Original line number Diff line number Diff line
@@ -327,7 +327,6 @@ enum { 
	OMAP3_SOC_OMAP3430_ES1,

	OMAP3_SOC_OMAP3430_ES2_PLUS,

	OMAP3_SOC_OMAP3630,

	OMAP3_SOC_TI81XX,

};



static int __init omap3xxx_dt_clk_init(int soc_type)
@@ -370,7 +369,7 @@ static int __init omap3xxx_dt_clk_init(int soc_type) 
		(clk_get_rate(clk_get_sys(NULL, "core_ck")) / 1000000),

		(clk_get_rate(clk_get_sys(NULL, "arm_fck")) / 1000000));



	if (soc_type != OMAP3_SOC_TI81XX && soc_type != OMAP3_SOC_OMAP3430_ES1)

	if (soc_type != OMAP3_SOC_OMAP3430_ES1)

		omap3_clk_lock_dpll5();



	return 0;
@@ -390,8 +389,3 @@ int __init am35xx_dt_clk_init(void) 
{

	return omap3xxx_dt_clk_init(OMAP3_SOC_AM35XX);

}
 


int __init ti81xx_dt_clk_init(void)

{

	return omap3xxx_dt_clk_init(OMAP3_SOC_TI81XX);

}

drivers/clk/ti/clk-816x.c

0 → 100644
+53 −0
Original line number Diff line number Diff line 
/*

 * This program is free software; you can redistribute it and/or

 * modify it under the terms of the GNU General Public License as

 * published by the Free Software Foundation version 2.

 *

 * This program is distributed "as is" WITHOUT ANY WARRANTY of any

 * kind, whether express or implied; without even the implied warranty

 * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the

 * GNU General Public License for more details.

 */



#include <linux/kernel.h>

#include <linux/list.h>

#include <linux/clk-provider.h>

#include <linux/clk/ti.h>



static struct ti_dt_clk dm816x_clks[] = {

	DT_CLK(NULL, "sys_clkin", "sys_clkin_ck"),

	DT_CLK(NULL, "timer_sys_ck", "sys_clkin_ck"),

	DT_CLK(NULL, "sys_32k_ck", "sys_32k_ck"),

	DT_CLK(NULL, "mpu_ck", "mpu_ck"),

	DT_CLK(NULL, "timer1_fck", "timer1_fck"),

	DT_CLK(NULL, "timer2_fck", "timer2_fck"),

	DT_CLK(NULL, "timer3_fck", "timer3_fck"),

	DT_CLK(NULL, "timer4_fck", "timer4_fck"),

	DT_CLK(NULL, "timer5_fck", "timer5_fck"),

	DT_CLK(NULL, "timer6_fck", "timer6_fck"),

	DT_CLK(NULL, "timer7_fck", "timer7_fck"),

	DT_CLK(NULL, "sysclk4_ck", "sysclk4_ck"),

	DT_CLK(NULL, "sysclk5_ck", "sysclk5_ck"),

	DT_CLK(NULL, "sysclk6_ck", "sysclk6_ck"),

	DT_CLK(NULL, "sysclk10_ck", "sysclk10_ck"),

	DT_CLK(NULL, "sysclk18_ck", "sysclk18_ck"),

	DT_CLK(NULL, "sysclk24_ck", "sysclk24_ck"),

	DT_CLK("4a100000.ethernet", "sysclk24_ck", "sysclk24_ck"),

	{ .node_name = NULL },

};



static const char *enable_init_clks[] = {

	"ddr_pll_clk1",

	"ddr_pll_clk2",

	"ddr_pll_clk3",

};



int __init ti81xx_dt_clk_init(void)

{

	ti_dt_clocks_register(dm816x_clks);

	omap2_clk_disable_autoidle_all();

	omap2_clk_enable_init_clocks(enable_init_clks,

				     ARRAY_SIZE(enable_init_clks));



	return 0;

}

CRA Git | Maintained and supported by SUSTech CRA and CCSE