Commit 1a13827b authored by Masahiro Yamada's avatar Masahiro Yamada
Browse files

arm64: dts: uniphier: add #address-cells and #size-cells to SPI nodes 



Documentation/devicetree/bindings/spi/spi-uniphier.txt requires
#address-cells and #size-cells, but they are missing in actual DT files.

Also, 'make ARCH=arm64 dtbs_check' is really noisy.

Signed-off-by: default avatarMasahiro Yamada <yamada.masahiro@socionext.com>
parent 8f664ce7

arch/arm64/boot/dts/socionext/uniphier-ld11.dtsi

+4 −0
Original line number Diff line number Diff line
@@ -129,6 +129,8 @@ 
			compatible = "socionext,uniphier-scssi";

			status = "disabled";

			reg = <0x54006000 0x100>;

			#address-cells = <1>;

			#size-cells = <0>;

			interrupts = <0 39 4>;

			pinctrl-names = "default";

			pinctrl-0 = <&pinctrl_spi0>;
@@ -140,6 +142,8 @@ 
			compatible = "socionext,uniphier-scssi";

			status = "disabled";

			reg = <0x54006100 0x100>;

			#address-cells = <1>;

			#size-cells = <0>;

			interrupts = <0 216 4>;

			pinctrl-names = "default";

			pinctrl-0 = <&pinctrl_spi1>;

arch/arm64/boot/dts/socionext/uniphier-ld20.dtsi

+8 −0
Original line number Diff line number Diff line
@@ -234,6 +234,8 @@ 
			compatible = "socionext,uniphier-scssi";

			status = "disabled";

			reg = <0x54006000 0x100>;

			#address-cells = <1>;

			#size-cells = <0>;

			interrupts = <0 39 4>;

			pinctrl-names = "default";

			pinctrl-0 = <&pinctrl_spi0>;
@@ -245,6 +247,8 @@ 
			compatible = "socionext,uniphier-scssi";

			status = "disabled";

			reg = <0x54006100 0x100>;

			#address-cells = <1>;

			#size-cells = <0>;

			interrupts = <0 216 4>;

			pinctrl-names = "default";

			pinctrl-0 = <&pinctrl_spi1>;
@@ -256,6 +260,8 @@ 
			compatible = "socionext,uniphier-scssi";

			status = "disabled";

			reg = <0x54006200 0x100>;

			#address-cells = <1>;

			#size-cells = <0>;

			interrupts = <0 229 4>;

			pinctrl-names = "default";

			pinctrl-0 = <&pinctrl_spi2>;
@@ -267,6 +273,8 @@ 
			compatible = "socionext,uniphier-scssi";

			status = "disabled";

			reg = <0x54006300 0x100>;

			#address-cells = <1>;

			#size-cells = <0>;

			interrupts = <0 230 4>;

			pinctrl-names = "default";

			pinctrl-0 = <&pinctrl_spi3>;

arch/arm64/boot/dts/socionext/uniphier-pxs3.dtsi

+4 −0
Original line number Diff line number Diff line
@@ -193,6 +193,8 @@ 
			compatible = "socionext,uniphier-scssi";

			status = "disabled";

			reg = <0x54006000 0x100>;

			#address-cells = <1>;

			#size-cells = <0>;

			interrupts = <0 39 4>;

			pinctrl-names = "default";

			pinctrl-0 = <&pinctrl_spi0>;
@@ -204,6 +206,8 @@ 
			compatible = "socionext,uniphier-scssi";

			status = "disabled";

			reg = <0x54006100 0x100>;

			#address-cells = <1>;

			#size-cells = <0>;

			interrupts = <0 216 4>;

			pinctrl-names = "default";

			pinctrl-0 = <&pinctrl_spi1>;

CRA Git | Maintained and supported by SUSTech CRA and CCSE